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The successful isolation of a single-layer two-dimensional (2D) material (i.e. 
graphene) in 2004 has led to remarkable scientific discoveries and attracted 
tremendous research interests arising from its exceptional properties. Within 
just a few years, intensive research activities have been conducted on layered 
2D materials, in particular, apart from graphene, transition metal 
dichalcogenides, for a variety of applications from electronics to biochemical 
sensing. Despite the rapid development in 2D materials research, many 
challenges and opportunities remain unexplored for devices based on such 
materials. This thesis addresses several emergent issues that impede the use of 
graphene and molybdenum disulphide (MoS2) for electronic applications: (1) 
large contact resistance in graphene devices, (2) Fermi level pinning in MoS2 
devices, and (3) threshold voltage control in MoS2 transistors. In addition, this 
thesis presents a novel soft shadow mask technique that allows fabrication of 
residue-free metal-2D-material contacts with the same dimensions as that 
lithographically defined. Using this new technique, we fabricated clean metal-
graphene interface that has long been desired as this has been believed to be the 
ideal solution to address the problem of contact resistance in graphene devices. 
Unexpectedly, our findings showed that this assumption is not true. Through 
systematic studies, a protocol to realizing low-resistance metal-graphene 
contacts is developed. Based on this knowledge, an elegant contact formation 
technique for graphene devices is developed and the best contact resistance 
value to date was measured. Furthermore, we show that the metal-graphene 
system is a better electrode candidate for MoS2 devices compared to metal, 
because of its smaller work function. In the last section of thesis, the underlying 
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physics and capability to control the threshold voltage in MoS2 field-effect 
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Chapter 1 Introduction 
1.1 Background to Two-Dimensional (2D) Device Research 
Silicon-based integrated circuits (IC) are the major driving force behind the 
multi-billion dollar electronics industry. In the past 60 years, miniaturization of 
silicon devices and introduction of performance boosters such as strain, high-
κ gate dielectrics and metal gates have been successful approaches in satisfying 
the insatiable demand for higher performance and lower power consumption in 
electronic systems (Figure 1.1.1).  Nevertheless, the performance and scaling of 
conventional silicon devices are moving towards their scientific and 
technological limits, especially for sub-5 nm metal-oxide-semiconductor field 
effect transistor (MOSFET) as a result of quantum-mechanical source-drain 
tunneling,1 thereby driving the electronics industry's quest for new materials. 
The current International Technology Roadmap for Semiconductors (ITRS),2 
which assesses the technology requisites for the next-generation semiconductor 
devices, has prominently featured two dimensional (2D) materials as potential 




Figure 1.1.1 Evolution of the MOSFET gate length and the number of 
transistors per processor chip. Numbers indicated above the blue curve 
represent the processor supply voltage, VDD that requires continual reduction in 
future technology node. Figure reproduced with permission from Schwierz et 
al., Nanoscale (2015).1 
Since the successful isolation and first electrical characterization of 
graphene3 in 2004, 2D materials have received tremendous attention from not 
only physicists and chemists, but also from electronic device and biomedical 
engineers, due to their unique physical properties.4 The significance of the 
breakthrough by the pioneers of graphene research, Geim and Novoselov, is 
evidenced by the award of Nobel Prize in physics in an unusually short period 
of just 6 years (2010). Graphene, an atomic thick layer of sp2-hybridized carbon 
atoms arranged in a honeycomb lattice, exhibits exceptional physical and 
electronic properties such as high electron mobility, high thermal conductivity 
and excellent mechanical strength. In addition, its band structure exhibits a 
linear dispersion at the K point, giving rise to novel phenomena leading to a 
new area of “Fermi-Dirac” physics.5 All these unique properties give rise to 
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huge potential in applications including but not limited to radio frequency (RF) 
transistors,6-9 transparent conductors,10, 11 plasmonic devices,12, 13 and 
biosensors.14, 15 In 2012, Novoselov et al. proposed an application timeline for 
graphene-based electronics (Figure 1.1.2).16 Table 1.1.1 summarizes the drivers 
for different graphene-based electronic devices and issues to be addressed with 
the existing graphene technology. In particular, large contact resistance across 
the metal-graphene interface appears to be the most common issue that limits 
the performance of different graphene-based electronic applications. 
 
Figure 1.1.2 Proposed timeline for graphene-based electronic applications. 
Figure reproduced with permission from Novoselov et al., Nature (2012).16  
Table 1.1.1 Drivers leading the implementation of graphene for different 
electronic applications and issues to be resolved with current graphene 
technology.16-18 
Application Drivers Issues to be addressed 
Touch screen Better endurance with 
graphene. 
Large contact resistance. 
E-paper High transmittance; 
Visibility. 
Large contact resistance. 
Foldable OLED High electron mobility 
and bendability; 
Improved efficiency. 
Large contact resistance;  
Large sheet resistance. 
High-frequency 
transistors 
High mobility and 
saturation velocity. 
Large contact resistance;  
Obtaining maximum 
oscillation frequency in THz 
range. 
Logic transistor High mobility. Bandgap-mobility trade-off;  
Large contact resistance. 
4 
 
It is worthwhile to note that graphene is just the first rising star among the 
family of 2D materials for electronic applications.18 Recently, there is 
increasing research interest in electronics based on other 2D materials, such as 
transition metal dichalcogenides (TMDs)19 and phosphorene.20, 21 Specifically, 
a TMD has a chemical formula of MX2, where M refers to a transition metal 
(for example, Mo, W, Zr, Nb) and X refers to a chalcogen atom (for example, 
S, Se, Te). The M and X elements form covalently bonded 2D layers with a 
honeycomb lattice similar to that of graphene. However, unlike graphene, a 
monolayer TMD is composed of 3 atomic layers. For instance, a monolayer 
molybdenum disulphide (MoS2) consists of one layer of molybdenum (Mo) 
atoms sandwiched by two layers of sulfur (S) atoms, and is 6.5 Å thick. Slightly 
earlier than graphene, the first electrical characterization of few-layered WSe2 
has been reported with high mobility values (~500 cm2/V-s at room 
temperature) by Podzorov et al..22 Following which, the pioneers of graphene 
research, Novoselov et al. have demonstrated the capability of their mechanical 
exfoliation technique on TMDs in 2005.23 However, the research on TMDs for 
electronic applications did not receive much attention during that time. In 2011, 
when the desire to make graphene for logic applications began to subside,24 a 
report on monolayer MoS2 transistors with high-κ top-gate dielectric caught the 
interest of transistor community which then turned its attention to layered 
TMDs, especially MoS2.
25 Having an intrinsic direct bandgap of 1.9 eV,26 
monolayer MoS2 transistors exhibit enhanced mobility with suppressed short-
channel effect, high mechanical strength and flexibility, and optical 
transparency. In the following year (2012), centimeter-scale MoS2-based 
integrated circuits operating as basic building blocks of both digital and analog 
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electronics were demonstrated (e.g. inverters, static random access memory, 
and ring oscillators).27, 28 Furthermore, both strong spin-orbit coupling and 
peculiar electron valley physics in MoS2 offer device technologists unlimited 
inspiration for the development of disruptive technologies.29, 30  
Despite the rapid growth, research on devices based on 2D materials has just 
started and is still in its infancy compared to conventional 3D bulk 
semiconductors (e.g. silicon, germanium, and the III-V materials). Many 
aspects of the existing 2D device technology are still premature and require 
intense development.  
1.2 Thesis Outline 
This thesis aims to address selected emergent issues that impede the use of 
2D materials – specifically, graphene and MoS2 in this thesis – for electronic 
applications. The thesis is organized as follows. 
In Chapter 2, some of the basic electronic properties of and characterization 
techniques for both graphene and MoS2 are reviewed. In addition, the chapter 
also discusses the basic properties of a 2D field-effect transistor (FET). Several 
figures of merit that are used to evaluate the electrical performance of 2D 
devices in subsequent chapters are introduced. In the last section, the chapter 
briefly reviews the status and challenges of existing 2D device technology. 
In Chapter 3, we address the issue of metal-graphene contact in graphene-
based electronic devices and transistors in particular as this poses a limitation 
to the application of graphene as an alternative channel material to silicon 
despite the former’s advantageous intrinsic carrier transport properties. In 
addition, this chapter presents a novel “soft shadow mask” technique for the 
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fabrication of clean metal-graphene interface that has long been desired as it has 
been believed to be the ideal solution to address the problem of contact 
resistance in graphene-based electronic devices; however, our research findings 
show that this assumption is not necessarily true. Through systematic 
investigations, we disclose that maximizing end-contact geometry between 
metal and graphene is the key approach to realize low-resistance metal-
graphene contacts. 
In Chapter 4, we introduce a strategy to form metal contacts to graphene with 
ultra-low resistance through a contact treatment that is both facile and 
complementary metal-oxide-semiconductor (CMOS) compatible.# The contact 
treatment creates in the graphene a vast density of nano-sized pits with zigzag-
terminated edges that covalently bond to the deposited nickel (Ni) metallization 
for source/drain contacts without the need for further annealing. Using this 
contact treatment, we measured the lowest contact resistance (11 Ω.μm) to date 
for graphene FETs, and moreover, the spread in contact resistance is much 
tighter than previously reported. Material characterization studies are presented 








# CMOS compatible – in this thesis – is used to describe processes that only involve 




In Chapter 5, we address the Fermi level pinning issue in MoS2 devices. We 
show, using experimental measurements on multiple FETs in conjunction with 
first principles calculations, that adding graphene as a buffer layer between Ni 
and MoS2 can significantly reduce the Schottky barrier height (SBH) at the 
interface, and improve the contact resistance 20-fold. Instead of Fermi level 
pinning by metal-induced gap states for pure metal electrodes, the SBH at the 
Ni-graphene-MoS2 interface is determined by charge transfer and interface 
dipole. Furthermore, the proposed contact formation scheme optimizes both 
metal-graphene and graphene-MoS2 interfaces. In particular, the optimization 
of the metal-graphene interface is achieved through realization of “end-
contacted” metal-graphene contacts (presented in Chapter 4) that consistently 
provide low contact resistance as a result of stronger coupling at the Ni-
graphene interface, rather than further reduction of SBH. 
Controlling the threshold voltage of a FET is important for realizing robust 
logic circuits. In Chapter 6, we discuss the physical phenomena that determine 
the threshold voltage in MoS2 transistors through a combination of experimental 
evidence and first-principle calculations. In addition, we demonstrate that the 
threshold voltage of MoS2 transistors can be tuned bi-directionally by inducing 
minor stoichiometry change in the MoS2 surface. Photoluminescence (PL) and 
X-ray Photoelectron Spectroscopy (XPS) studies are conducted to confirm the 
physical changes in the MoS2.  
Chapter 7 concludes the thesis and discusses the future work arising from 
this thesis.  
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Chapter 2 Graphene and MoS2 for Electronic 
Applications 
2.1 Electronic Properties of Graphene 
Carbon in its elemental form has four valence electrons occupying the 2s and 
2p orbitals as shown in Figure 2.1.1(a). When carbon atoms come together, 
hybridization tends to occur forming different carbon allotropes including 
fullerene, carbon nanotubes and graphene. In particular, graphene is an atomic 
thick layer of sp2-hybridized carbon atoms arranged in a honeycomb lattice, 
with a carbon–carbon bond length of 1.42 Å and lattice constant of 2.46 Å 
(Figure 2.1.2). Specifically, in graphene, the 2s orbital hybridizes with the 2px 
and 2py orbitals forming three sp
2 hybrid orbitals (Figure 2.1.1(b-c)), and hence 
leading to formation of three σ-bonds, which are the strongest type of covalent 
bonds. The sturdy σ-bonds in graphene contain electrons localized along the 
plane joining carbon atoms making graphene the thinnest and yet the strongest 
material ever measured (Young’s modulus ~ 1 TPa, which is 5-10 times stronger 
than steel).31 On the other hand, the 2pz electrons in graphene that are oriented 
normal to the plane joining the carbon atoms do not communicate with the in-
plane σ electrons. The 2pz orbitals from neighbouring carbon atoms interact with 
each other establishing electronic π (occupied) and π* (unoccupied) bands as 
illustrated by Figure 2.1.1(c). Since the 2pz electrons are loosely tied to the 
nuclei, they are relatively delocalized and responsible for the electronic 




Figure 2.1.1 Arrangement of electrons and their relative spin in (a) elemental 
carbon and (b) graphene. (b) The s and two of the p orbitals of the second shell 
interact covalently to form three sp2 hybrid orbitals. (c) Schematic of the sp2 
orbitals.32 
 
Figure 2.1.2 (a) The honeycomb lattice of graphene. Balls represent carbon 
atoms and sticks indicate the σ-bonds between atoms. The primitive unit cell 
consists of two carbon atoms denoted as A and B shown inside the equilateral 
dotted parallelogram. (b) The reciprocal lattice of graphene. The first Brillouin 
zone is the shaded hexagon with the high symmetry points labelled as Γ, M, and 
K. The K’-point is equivalent to the K-point for most purposes.32 
The electronic π-band structure of graphene can be described using a simple 
nearest neighbour tight-binding model,4, 33-35 and the dispersion relation for 
graphene can be written as  









  (2.1) 
where a is lattice constant (2.46 Å) and t is the nearest neighbour overlap 
integral (between 2.5 to 3.0 eV).34 The positive and negative signs (±) in 
equation (2.1) are related to the π* (conduction) and π (valence) bands, 










calculated using equation (2.1), in which the conduction and valence bands meet 
at the Dirac points (K and K’), and hence the energy bandgap vanishes. At low 
excitation energy (i.e., near to the Dirac points), graphene has a linear dispersion 
relation, which can be described as 
𝐸(𝑘) = ±ħ𝑣𝐹|𝐤|   (2.2) 
where k = (kx, ky) is the wave vector of charge carriers relative to the Dirac 
points and  vF is the Fermi velocity =
√3𝑡𝑎
2ħ
≈ 108𝑐𝑚/𝑠. The density of states of 




The linear dispersion relation of graphene mimics that of the massless 
fermion, where the charge carriers (i.e. electrons) in graphene exhibit the 
characteristics of relativistic particles.36 The Dirac fermions in graphene move 
at a speed that is about 300 times slower than that of light. This allows many 
unusual quantum mechanical phenomena to be observed including Klein 
paradox,37 quantum electrodynamics,38 and integer quantum Hall effect at room 
temperature.36, 39 In addition, owing to its sturdy in-plane covalent bonds, 
graphene is very stiff and has high optical phonon frequency (i.e. 1600 cm-1) 
compared to silicon (500 cm-1), in other words, the charge carriers in graphene 
experience much less optical phonon scattering compared to silicon. In short, 
graphene has low optical phonon scattering at low field, zero rest mass and high 
Fermi velocity. Furthermore, µm-range ballistic transport in graphene has been 
experimentally demonstrated at room temperature.40 All of these features make 




Figure 2.1.3 The nearest neighbour tight-binding band structure of graphene. 
The hexagonal Brillouin zone is superimposed and touches the energy bands at 
the K-points. Inset shows the linear energy dispersion of graphene at the K-
point which is known as the Dirac cone.32  
In addition, graphene has ambipolar transport characteristic that is 
controllable by applying an electric field across it. If a graphene flake is 
deposited on a heavily doped Si substrate with SiO2 thermally grown on it, the 
carrier concentration in graphene can be easily adjusted by applying a voltage 
to the heavily doped Si substrate which has metal-like behaviour and functions 
as a back gate (Figure 2.1.4(a)). The applied gate voltage (Vg) can modulate the 
carrier density in graphene as it tunes the Fermi level (EF) in graphene. As can 
be seen in Figure 2.1.4(b), when Vg = 0 V, EF is located at the Dirac point, the 
number of carriers in graphene is at its minimum and the corresponding 
resistivity (ρ) value reaches its maximum. When a positive Vg is applied, the EF 
moves to above the Dirac point allowing electron transport in graphene. In 
contrast, when a negative Vg is applied, the EF moves to below the Dirac point 




Figure 2.1.4 (a) Schematic of a typical graphene Hall bar device. Insets: the 
device’s top view with numbered electrodes and the equation used to extract 
resistivity (ρ) of the device. (b) Ambipolar electric field effect in single-layer 
graphene. The insets show the position of the Fermi energy, EF of graphene as 
a function of gate voltage Vg. Positive (negative) Vg induce electrons (holes) in 
concentrations. Carrier density, n is given by Cg*Vg, where Cg represents the 
gate capacitance (≈1.21×10-8 F/cm2 for FETs with a 285 nm SiO2 layer used as 
a dielectric). Figures reproduced with permission from Geim et al., Nat. Mater. 
(2007).41 
The discussions above are mainly based on intrinsic graphene. In reality, the 
electronic properties of graphene are more complicated and affected by many 
extrinsic factors such as charged impurities from supporting substrate,42 defects 
in graphene,43 and adatoms on graphene.44 All these extrinsic factors induce 
doping in graphene and hence the Dirac point of most of the graphene devices 
can only be reached by applying few tens of volts to the gate, instead of sitting 
at Vg = 0 V. Due to out-of-plane phonons, a free-standing graphene exhibits 
flexural behaviour.45 Carriers travelling along such undulating surface represent 
a lack of mesoscopic structural uniformity, and thus limiting the carrier 
mobility. On the other hand, a supporting substrate contains charged impurities 
that cause carrier scattering in graphene, which has been identified as the main 
factor that limits the carrier mobility of graphene devices.42, 46 Besides long-




short-range scattering due to the interactions between Dirac fermions and 
localized defects in the graphene lattice.46 The combination of different 
scattering mechanisms has great influence on the carrier transport in graphene 
and the significance of each scattering mechanism changes a lot across different 
supporting substrates, surrounding temperature, and the presence of defects and 
impurities in graphene. Consequently, the mean free path of graphene, a 
parameter used to quantify how far a carrier can travel before scattering occurs, 
ranges from 400 nm for graphene supported by SiO2/Si substrate (carrier 
density, n ~ 5×1012 cm-2; T = 5 K) to 1 µm for graphene sandwiched by two 
boron nitride crystals (n ~ 1011 cm-2;  room temperature).3, 40 In conjunction with 
this, the reported mobility values for graphene devices also show a large 
variation depending on the graphene quality, supporting substrate, device 
design and fabrication processes. Table 2.1.1 benchmarks the measured electron 
mobility for graphene devices fabricated via different approaches. 
Table 2.1.1 The measured electron mobility values at various temperature (T) 







n (cm-2) T (K) Reference 
Exfoliated No(Suspended) 200,000 2×1011 5 47 
Exfoliated BN/SiO2/Si 25,000 7.8×10
11 4 48 
Exfoliated WS2/SiO2/Si 38,000 5×10
11 300 49 
Exfoliated SiO2/Si 10,000 5×10
12 300 3 
CVD SiO2/Si 30,000 - 300 
50 
Epitaxial Si-face SiC 2,000 7×1012 300 51 
Epitaxial C-face SiC 8,700 1.6×1012 300 52 
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2.2 Electronic Properties of MoS2 
A monolayer MoS2 structure is composed by three layers of atoms, which is 
one layer of molybdenum (Mo) atoms sandwiched by two layers of sulfur (S) 
atoms. The atoms of each layer are arranged nicely in a honeycomb lattice 
similar to that of graphene. The S-Mo-S atoms are covalently bonded in either 
trigonal prismatic or octahedral structures (Figure 2.2.1). The former is 
predicted to be more stable and semiconducting while the latter is of metallic 
phase. The bond length of Mo-S is 2.4 Å and the lattice constant of MoS2 crystal 
is 3.1 Å. The thickness of a monolayer MoS2 is about 6.5 Å. Similar to graphene, 
a monolayer MoS2 can be easily exfoliated from its bulk crystal as the individual 
layers are bonded together by weak van der Waals force. Furthermore, owing 
to its strong in-plane covalent bonds, MoS2 has good mechanical strength and 
its reported Young’s modulus value (270 ± 100 GPa) is comparable to that of 
steel.53 The electronic properties of MoS2 remain unchanged up to 1.5% strain 
and the material is robust when bent to a curvature radius of 1 mm.54, 55 All these 





Figure 2.2.1 Crystal structure of MoS2. (a) Top view of monolayer hexagonal 
crystal structure of MoS2. (b) Trigonal prismatic (2H) and octahedral (1T) unit 
cell structures. Figures reproduced with permission from Ganatra et al., ACS 
Nano (2014).56 
Apart from that, MoS2 has a bandgap energy that varies with its thickness. 
As can be seen in Figure 2.2.2, bulk MoS2 has an indirect bandgap of 1.2 eV 
with an electron transition occurring between the valence band maximum 
(VBM) that sits at Γ point and the conduction band minimum (CBM) at Λ point 
(sits between the K and Γ points). When the number of MoS2 layers changes 
from bulk to monolayer, the valence band valley at the Γ point reduces and the 
conduction band valley at the Λ point increases, while the conduction band 
valley at the K point does not show significant changes. This is because the 
conduction band states at K point mainly arise from the strongly localized d 
orbitals of Mo atoms, which have negligible interlayer coupling as the Mo atoms 
are separated by two layers of S atoms.57 In contrast, those states near the Γ and 
Λ points primarily come from hybridization between the d orbitals of Mo atoms 
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and the pz orbitals of S atoms, which have strong interlayer coupling, and hence 
vary with the number of MoS2 layers.
57 When the MoS2 is thinned down to 
monolayer, the VBM and CBM are both located at K point, distinguishing it as 
a 2D semiconductor with large direct bandgap (1.9 eV).26 The nature of direct 
bandgap in monolayer MoS2, enables efficient electron–hole pair generation 
under photoexcitation, making it attractive for optoelectronic applications such 
as photodiodes, light emitters, and solar cells. For instance, phototransistors 
based on monolayer MoS2 have been demonstrated with a photoresponsivity of 
880 A/W and low noise-equivalent power, surpassing the commercial state-of-
the-art silicon photodiodes.58 
 
Figure 2.2.2 Band structure of MoS2 with varying thickness as indicated. The 
Fermi level is indicated by a red dashed line. The top valence band is indicated 
in blue, the lowest-energy conduction band in green. Lowest-energy electron 
transitions are indicated by arrows.57, 59 Figure reproduced with permission from 
Heine et al., Acc. Chem. Res. (2015).59 
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Theoretically, it is possible to fabricate sub-10 nm MoS2 transistors with 
respectable on/off current ratio and low power consumption. Owing to its large 
direct bandgap, monolayer MoS2 transistors are predicted to possess superior 
on/off performance (>1010), large transconductance (4.4 mS/µm), rapid 
switching (subthreshold swing as small as 60 mV/decade), and moderate 
mobility (200 - 400 cm2V-1s-1).25, 60, 61 More importantly, due to its natural 
structure in two-dimensional form, MoS2 is expected to be insusceptible to short 
channel effects rendering great promise as an alternate channel material in post-
silicon electronics, especially for low power applications.60, 62  
2.3 Characterization of Graphene and MoS2 
 
Figure 2.3.1 Characterization techniques for graphene. Microscopy images of 
graphene crystallites on 300 nm SiO2 imaged with (a) white and (b) green light. 
(c) AFM image of single-layer graphene. The folded edge exhibits a relative 
height of approximately 4 Å indicating that it is single-layer. (d) High resolution 
STM image. (e) TEM images of folded edges of mono- and bilayer graphene. 





Several microscopic and physical techniques can be used to characterize 
graphene and MoS2. They include optical microscopy, atomic force microscopy 
(AFM), transmission electron microscopy (TEM) and scanning tunneling 
microscopy (STM).63 As depicted in Figure 2.3.1(a-b) and Figure 2.3.2(a), both 
graphene and MoS2 with high transparency is visible under an optical 
microscope if it is placed on a silicon wafer with appropriate thickness of SiO2. 
AFM is then used to determine the thickness of 2D materials by measuring the 
height difference between the 2D material and underlying substrate (Figure 
2.3.1(c) and Figure 2.3.2(b-c)). STM and TEM are useful to investigate the 
structure and morphology of both graphene and MoS2, especially at atomic 
resolution as shown in Figure 2.3.1(d-e) and Figure 2.3.2(d-e). 
  
Figure 2.3.2 Characterization techniques for MoS2. (a) Optical image of a MoS2 
sample. (b) AFM image of the area highlighted by the dashed square in (a). (c) 
Height profile along the white dashed line in (a) showing the atomic layer 
thickness of 0.7 nm.64 (d) Aberration-corrected TEM image of monolayer 
MoS2. This is an example showing how defect density in MoS2 can be estimated 
using the characterization technique. Sulfur vacancies are indicated by red 
arrows.65 (e) STM image of a six-layer MoS2.
66 Figures (a-c), (d), (e) 
reproduced with permission from Wu et al., Nat. Phys. (2013),64 Qiu et al., Nat. 
Commun. (2013),65 and Lu et al., Nano Lett. (2014),66 respectively.  
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Raman spectroscopy is now an established tool to characterize graphene. 
Under Raman spectroscopy, graphene has three main characteristic peaks, 
namely D, G, and 2D, located at ~1350 cm–1, ~1580 cm–1, and ~2700 cm–1, 
respectively (Figure 2.3.3). The G band arises from the carbon-carbon bond in 
graphitic materials and can be found in all sp2 bonded carbon materials. The 2D 
band results from a double resonance or second-order scattering process and is 
sensitive to the number of graphene layers. The D-band is absent for pristine 
graphene because it only exists if there is disordered and defective structure in 
graphene. Furthermore, the use of Raman intensity maps is a powerful 
technique to examine the film uniformity of graphene (Figure 2.3.3 (c-f)). The 
intensity ratio of D-band over G-band (ID/IG) is usually used to estimate and 
compare the defect level of graphene. Higher ID/IG represents higher defect level 
in the graphene sheet. In addition, intensity ratio of 2D-band over G-band 
(I2D/IG) can be used to estimate the number of graphene layers (Figure 2.3.3), 
while full width at half maximum (FWHM) of the 2D-band can provide a 
clearer indication of the graphene thickness as summarized in Table 2.3.1.67 On 
the other hand, the edge chirality of graphene can also be determined easily 
using Raman spectroscopy (Figure 2.3.4).68 In graphene, weak D-band signal 
can be captured along the armchair edges, while zigzag edges do not give rise 
to any D-band signal.68 Since both defective and armchair edges induce D-band 
signal in the Raman spectrum of graphene, a polarized Raman spectroscopy can 
be used to differentiate them. Specifically, the intensity of D-band signal of 
defective edges has no angle dependence, while the intensity of D-band signal 
of armchair edges is angle-dependent:69  
ID ∝  
1
2




Figure 2.3.3 Raman spectra of graphene with different thickness when (a) it was 
as-exfoliated and (b) after deposition of 5 nm of SiO2. The D-band becomes 
pronounce. Thinner graphene sheets have stronger D-band, hence they contains 
higher defect level. (c-f) Raman intensity maps of the graphene sample for both 
D and G bands, as indicated.70 All scale bars are 2 µm. Figures reproduced with 
permission from Ni et al., ACS Nano (2008).70 
Table 2.3.1 The FWHM of the 2D Raman band of graphene with different 
thickness.67  
Number of graphene layer FWHM of 2D band (cm-1) 
1 27.5 ± 3.8 
2 51.7 ± 1.7 
3 56.2 ± 1.6 
4 63.1 ± 1.6 




Figure 2.3.4 Edge chirality determination of graphene by Raman spectroscopy. 
(a-d) Raman maps showing the intensity of both G- and D-band for exfoliated 
single-layer graphene (SLG) with different edge chirality. The G-band intensity 
images indicate the positions and shapes of the SLG flakes. The laser 
polarization is indicated by the green arrows. Scale bars: 1 µm. (e) A typical 
example of exfoliated graphene with well-defined edges. (f) Schematics 
illustrating the relationship between angle and chirality of the adjacent graphene 
edges. Figures reproduced with permission from You et al., Appl. Phys. Lett. 
(2008).68 
Similar to graphene, Raman spectroscopy can be used to determine the 
number of MoS2 layers.





2g) and two infra-red-active modes (i.e., A2u and E1u). Among them, 
only E12g and A1g Raman modes are sensitive to layer thickness. The E
1
2g mode 
arises from the in-plane vibration of two sulfur atoms in opposite direction to 
the Mo atom between them, while the A1g mode is due to the out-of-plane 
vibration of sulfur atoms in opposite direction. When the number of MoS2 layer 





mode shows a blue shift (Figure 2.3.5). The observation of opposite frequency 
shifts for both E12g and A1g peaks cannot be ascribed solely to van der Waals 
interlayer coupling, instead long-range Coulombic interactions and stacking-
induced changes in intralayer bonding are involved.71 In short, the layer 
thickness of pristine MoS2 (no extrinsic doping and strain) can be conveniently 
estimated by calculating the frequency difference between the E12g and A1g 
Raman modes. 
 
Figure 2.3.5 Raman characterization for MoS2. (a) Raman spectra of thin (nL) 
and bulk MoS2 films. (b) Frequencies of E
1
2g and A1g Raman modes (left 
vertical axis) and their difference (right vertical axis) as a function of layer 
thickness. (c) Atomic displacements of the four Raman-active modes and one 
IR-active mode (E1u) in the unit cell of the bulk MoS2 crystal as viewed along 
the [1000] direction. Figures reproduced with permission from Lee et al., ACS 
Nano (2010).71 
Photoluminescence (PL) is a phenomenon of radiative recombination of 
optically excited electron and hole pairs of a material with bandgap. PL study 




earlier, when the thickness of MoS2 changes from bilayer to monolayer, the 
bandgap energy converts from indirect into direct, and such transition can be 
captured through PL study. Figure 2.3.6 compares the PL spectra of MoS2 
samples of different thickness. As can be seen, the PL spectra for MoS2 samples 
of different thickness are rather distinct from one another. Over the photon 
energy range of 1.3 to 2.2 eV, monolayer MoS2 sample has only one PL peak 
centered at 1.9 eV with narrow width (0.05 meV). In contrast, few-layer MoS2 
samples (N = 2 – 6) contain three characteristics PL peaks, indicated as ‘A’, ‘B’, 
and ‘I’. Peak ‘A’ matches with the PL emission from monolayer sample. When 
N increases, it broadens and shows a red shift, while the peak ‘B’ that is centered 
at 2.05 eV shows no specific trend. Emission of both peaks ‘A’ and ‘B’ is 
attributed to the direct-gap transition that occurs at the K point (see band 
structures in Figure 2.2.2), while peak ‘I’ that is situated around 1.59 eV for 
bilayer MoS2 arises from the indirect-gap luminescence.
26  
 
Figure 2.3.6 PL characterization of MoS2. (a) PL spectra for mono- and bilayer 
MoS2 samples in the photon energy range from 1.3 to 2.2 eV. Inset: PL quantum 
yield of thin layers of MoS2 for N = 1–6. (b) Normalized PL spectra by the 
intensity of peak A of thin layers of MoS2 for N = 1–6. Feature I for N = 4–6 is 
magnified and the spectra are displaced for clarity. Figures reproduced with 
permission from Mak et al., Phys. Rev. Lett. (2010).26 
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PL study is also useful to locate the presence of defects (i.e., sulfur vacancies) 
in MoS2. The PL intensity of a MoS2 flake with uniform thickness will be 
significantly enhanced wherever there are sulfur vacancies in the basal plane of 
MoS2 due to the suppression of non-radiative recombination of excitons at the 
sulfur vacancies (Figure 2.3.7).72 Therefore, PL spectroscopy is an efficient and 
non-destructive tool to characterize the quality and uniformity of large-area 
MoS2 samples. Nevertheless, limited by its resolution, PL spectroscopy still 
cannot be used to accurately quantify the defect density in MoS2. To achieve 
that, involved TEM statistical analysis65, 73 (Figure 2.3.2(d)) and high-resolution 
STM studies74, 75 are still required.  
 
Figure 2.3.7 PL intensity images of monolayer MoS2: (a) as-prepared, (b) 
annealed in vacuum for 1 h, which creates multiple sulfur vacancies in MoS2, 
(c) after pumped down to 0.1 Pa. The images share the same colour bar. PL 
intensity images of another monolayer MoS2: (d) as-prepared, (e) annealed in 
vacuum for 1 h, (f) after pumped down to 0.1 Pa. The images share the same 
colour bar. (g) PL spectra taken from different locations as indicated; (h) change 
of normalized PL intensities (as compared to the original values) of locations 
B-D throughout the annealing and pumping process. All scale bars are 2 µm. 
Figures reproduced with permission from Nan et al., ACS Nano (2014).72  
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2.4 Basics of 2D Field-Effect Transistors 
A field-effect transistor (FET) is a device that is able to switch or amplify 
electronic signals. A three-terminal FET consists of a channel region connecting 
two electrodes (i.e., source and drain), and the third electrode (i.e., gate) is 
isolated from the channel using an insulator. A voltage is applied to the gate 
(i.e., gate-source voltage, VGS) to control the conductivity of the channel. 
Another voltage between drain and source (i.e., drain-source voltage, VDS) 
drives the drain current, ID across the transistor. Figure 2.4.1(a-b) illustrate basic 
FET structures for both on- and off-states, and Figure 2.4.1(c-e) compare the 
structure of different FETs including silicon MOSFET, high-electron-mobility 
transistor (HEMT), and dual-gated 2D FET. For proof-of-concept purposes, 
back-gated 2D FET structure shown in Figure 2.4.1(f) is normally used. 
 
Figure 2.4.1 Basic FET structures. Generic structure of a FET (a) in the on-state 
and (b) in the off-state. (c) Conventional Si n-channel MOSFET. (d) HEMT. (e) 
2D MOSFET. (f) Back-gate 2D MOSFET frequently used for proof-of-concept 
purposes. Note that HEMTs and 2D MOSFETs resemble junctionless MOSFET 
and do not possess pn junctions as present in conventional Si MOSFETs. 
Figures reproduced with permission from Schwierz et al., Nanoscale (2015).1 
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2.4.1 On/Off Current Ratio 
For logic applications, a FET must have the ability to switch on and off. 
When a FET is turned on (Figure 2.4.1 (a)), the channel has a high conductance 
and a large on-current, ION can pass through it. Ideally, ION is the current flowing 
through the transistor when VGS = VDS = VDD. On the other hand, when a FET is 
in its off-state, the channel must have a large resistance preventing current from 
passing through it. Supposedly, the off-current, IOFF is the current flowing 
through the transistor when VGS = 0 V and VDS = VDD. The gate voltage at which 
a FET switches from off- to on-state is called threshold voltage, Vth, which will 
be discussed further in the next section. Figure 2.4.2 shows the transfer 
characteristics of an n-channel FET. It can be seen that the drain current, ID 
increases exponentially with VGS in the subthreshold region (i.e., when VGS < 
Vth), and depends linearly on VGS in the linear region (i.e., when VGS >> Vth).  As 
shown earlier in Figure 1.1.1, it is desirable to reduce the supply voltage, VDD 
with each new technology node. This implies that a FET must be able to switch 
from off- to on-state within a narrow range of VGS. To quantitatively describe 
the switching performance of a transistor, a parameter expressed in the unit of 
mV/decade (mV/dec), subthreshold swing (SS), also defined as the change in 
VGS needed to increase ID by one order of magnitude, is normally used. A 
smaller SS is desired for lower static power consumption device and its 
fundamental limit is 60 mV/dec at room temperature, for a conventional 
MOSFET.76 Another critical parameter relevant to switching is on-off current 
ratio, ION/IOFF. For logic applications, the ION/IOFF of a FET should be greater 
than 104, and the IOFF should be kept as low as possible for lower static power 





Figure 2.4.2 Transfer characteristics of an n-channel FET showing the drain 
current ID as a function of VGS together with the on and off operating points for 
CMOS logic. Figure reproduced with permission from Schwierz et al., 
Nanoscale (2015).1 
2.4.2 Threshold Voltage 
The threshold voltage, Vth is the minimum gate voltage required to switch a 
FET from off- to on-state, and is a key parameter that needs to be reproducibly 
controlled in integrated circuits. In a conventional bulk silicon transistor, a 
conducting channel is formed when an inversion layer is established under the 
gate electrode as a result of long-range band bending within the bulk material 
from the substrate towards the gate. The situation for a 2D material-based 
transistor is very different as the onset of conduction between the source and 
drain is not through the formation of an inversion layer. As shown in Figure 
2.4.3, the conducting channel in a 2D MoS2 FET is formed when the energies 
of states in MoS2 that contain majority carriers (i.e., conduction band) become 
aligned with the Fermi level of the source/drain electrodes.66, 77 This alignment 
of energy levels is achieved by applying a positive gate voltage that induces 
shifts of all energy levels in the MoS2 channel (Figure 2.4.3(b-c)) relative to the 
Fermi level in the source/drain electrode, which is fixed by a constant VDS. This 
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concept has been experimentally observed in graphene FETs using a scanning 
Kelvin probe microscopy study.77 For a similar back-gated graphene FET (with 
300 nm thick of SiO2 as gate dielectric), 100 V of change in gate voltage is able 
to shift the energy levels of graphene channel by few hundred meV relative to 
the Fermi level of electrode.77 Furthermore, all energy levels in MoS2 (i.e., Ec, 
EF, etc.) are expected to shift concurrently when a positive gate voltage is 
applied. This is supported by a gated scanning tunneling spectroscopy study 
which shows that the position of the Fermi energy relative to the conduction 
band edge in the MoS2 channel of a back-gated transistor does not vary more 
than 0.1 eV when Vg ranges from -15 V to 40 V, where the MoS2 FET is in the 
on-state (Figure 2.4.4).66  
 
Figure 2.4.3 Energy band diagrams of a 2D FET fabricated on perfect MoS2 



































Figure 2.4.4 A gated scanning tunnelling spectroscopy study for MoS2 FET. (a) 
Schematic of MoS2 sample mounted in an STM configuration with gating 
capabilities. Inset: Optical micrograph of the tested MoS2 device. (b) Evolution 
of dI/dV spectrum with Vg. Curves are offset vertically and only show the 
conduction band edge. Inset: Gate voltage dependence of the position of the 
Fermi energy relative to the conduction band edge. Figures reproduced with 
permission from Lu et al., Nano Lett. (2014).66 
The discussion above about the physical origin of the Vth for 2D FETs is 
based on the assumption that the MoS2 is perfect or defect-free. In reality, it is 
very hard to obtain a defect-free MoS2 material. To date, FETs fabricated on 
MoS2 exfoliated from natural bulk crystal exhibit the best electrical 
performance, but it is found that the defect density (i.e., sulfur vacancy density) 
in these exfoliated MoS2 is in the order of ~10
13 cm-2 (Figure 2.3.2(d)).65, 73, 75 
Importantly, sulfur vacancies in MoS2 create states (i.e., defect bands) within 
the band gap that have been shown to mediate conduction in the subthreshold 
regime,65, 78 and thus affecting the physical phenomena that determine the Vth of 
a MoS2 FET. Instead of alignment to the conduction band edge, the conducting 
channel in a FET fabricated on imperfect MoS2 is expected to form once the 
energies of defect states in MoS2 become aligned with the Fermi level of the 




the Vth of MoS2 FETs by controlling the sulfur vacancy density is discussed in 
Chapter 6.  
 
Figure 2.4.5 Energy band diagrams of a 2D FET fabricated on imperfect MoS2 
when it is operating in (a) off-state, (b) subthreshold regime, and (c) linear 
regime. 
According to Ortiz-Conde et al., there are eleven methods to extract the Vth 
of a single-crystal MOSFET operating in the linear region.79 In this thesis, the 
most common Vth extraction method for semiconductor device analysis, i.e., 
extrapolation in the linear region (ELR) method, is adopted. In the ELR method, 
the Vth is defined by the gate voltage axis intercept of the linear extrapolation of 
the transistor’s transfer characteristic (ID – VG) curve at its maximum first 
derivative point, which is also the point of maximum transconductance, gm = 
dID/dVG (Figure 2.4.6). 
Although the research works on MoS2 FETs progress rapidly, the reported 
Vth for back-gated n-type MoS2 transistors are normally in tens of volts (ranges 
from -30 V to 40 V),61,168-169 which is useless for low-power applications, 
considering the fact that the Vth for Si-based semiconductor technology at 22 





































Figure 2.4.6 ELR method implemented on the transfer characteristics of an n-
channel FET to extract the device’s Vth. Figure reproduced with permission from 
Ortiz-Conde et al., Microelectronics Reliability (2002).79 
2.4.3 Source/Drain Contact Resistance 
As mentioned earlier, in a FET, VGS is used to control the conductivity of the 
channel and hence ID. In reality, parasitic effects exist in the FET and the 
effective intrinsic gate-source voltage, VGS-int, is controlling ID, instead of VGS. 
As can be seen in Figure 2.4.1(e), carriers (i.e., electrons or holes) coming from 
the source electrode have to pass through the metal-2D-material interface, 
where parasitic resistance exists and partially blocks the carrier flow. This 
parasitic resistance can be seen as a source contact resistance, RC-S. The same 
situation happens at the drain terminal of the FET resulting in drain contact 
resistance, RC-D. Considering the voltage drop across RC-S, the applied VGS = 
VGS-int + ID * RC-S and only VGS-int is controlling ID. The same goes for the applied 
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VDS, where only VDS-int is controlling ID as VDS = VDS-int + ID * RC-D. In short, 
both source and drain contact resistances (RC-S and RC-D) are deleterious 
parasitic artefacts that present a performance bottleneck in 2D FETs. It is a must 
to minimize the source/drain contact resistance in 2D FETs. CMOS-compatible 
fabrication techniques to address the contact resistance (RC) issue in both 
graphene and MoS2 FETs are presented in Chapter 4 and Chapter 5, 
respectively. 
In order to extract the contact resistance of 2D FETs, both four-probe 
measurement and transmission line measurement (TLM) methods are normally 
used. In addition, the contact resistance of 2D FETs is usually normalized by 
the contact width as RC ∝
1
𝑊
, and reported in the unit of Ω.µm.1  
Four-probe measurement. To extract contact resistance from four-probe 
measurement, a four-point contacted device shown in Figure 2.4.7 has to be 
fabricated. First, a two-point probe measurement is performed across two inner 
probes and the measurement arrangement is shown in Figure 2.4.8. Therefore, 
the measured two-point resistance, R2p is given by  
𝑅2𝑝 = 𝑅𝑔𝑟𝑎𝑝ℎ𝑒𝑛𝑒 + 2𝑅𝐶 + 2𝑅𝑝𝑟𝑜𝑏𝑒 + 2𝑅𝑚𝑒𝑡𝑎𝑙 (2.4) 
where 𝑅𝑔𝑟𝑎𝑝ℎ𝑒𝑛𝑒 is the channel resistance, 𝑅𝐶 is the contact resistance between 
metal and graphene, Rprobe is the probe resistance and Rmetal is the metal 
resistance. 𝑅𝐶, Rprobe and Rmetal are in series and RC of graphene devices is 
normally a few orders of magnitude larger than Rprobe and Rmetal, therefore, Rprobe 
and Rmetal are negligible in this case and can be ignored. Hence, equation (2.4) 
can be rewritten as 
33 
 
𝑅2𝑝 = 𝑅𝑔𝑟𝑎𝑝ℎ𝑒𝑛𝑒 + 2𝑅𝑐   (2.5) 
 
Figure 2.4.7 A four-point contacted graphene device. 
 
Figure 2.4.8 The two-point probe measurement arrangement.  
Subsequently, a four-point probe measurement is carried out and the 
measurement arrangement is shown in Figure 2.4.9. The current path is still the 
same to the two-point probe arrangement, but the voltage is now measured with 
two additional contacts. Although the voltage path also contains RC, Rprobe and 
Rmetal, the current flowing through the voltage path is extremely low due to the 
high input impedance of the voltmeter. Therefore, the voltage drops across 









the voltage drop across the device and thus the four-point resistance, R4p is given 
by 
𝑅4𝑝 = 𝑅𝑔𝑟𝑎𝑝ℎ𝑒𝑛𝑒   (2.6) 
Subsequently, by subtracting equation (2.6) from (2.5), we obtain 
𝑅2𝑝 − 𝑅4𝑝  = 2𝑅𝐶  (2.7) 
By rearranging equation (2.7), the contact resistance can be extracted by 
𝑅𝐶 =  
1
2
(𝑅2𝑝 − 𝑅4𝑝)  (2.8) 
 
Figure 2.4.9 The four-point probe measurement arrangement. 
Transmission line measurement (TLM). Figure 2.4.10 (a) shows a typical 
example of graphene transistor array designed and fabricated specially for TLM 
measurements. The width of each metal line has to be kept constant but the 
spacing between metal lines is different. Two-point measurements are 





is plotted with a best fit line as shown in Figure 2.4.10 (b). The projected y-
intercept occurs when the distance between two metal contacts equals to zero 
and thus the channel resistance is eliminated, leading to the contact resistance 
component only, which physically represents twice of contact resistance, 2RC. 
The extracted RC via this technique is always associated with an error bar which 
represents uncertainty in the linear fitting. 
  
Figure 2.4.10 TLM method to extract RC of 2D FETs. (a) A graphene transistor 
array fabricated specially for TLM measurement. (b) Graph of two-point 
resistance versus channel length of a FET to determine RC. Figures reproduced 
with permission from Xia et al., Nat. Nanotechnol. (2011).80 
2.5 Current Status of 2D Field-Effect Transistors 
2.5.1 Material Synthesis and Fabrication Technology  
The first isolation of a 2D material (i.e., graphene) was achieved by 
mechanical exfoliation and such a technique can also be applied to other 2D 
materials such as MoS2.
3 While this technique continues to yield the best quality 
of graphene, it has its bottleneck in realizing large-scale and uniform graphene 
films, and hence is not scalable for mass production. On the other hand, 
graphene can be decomposed from silicon carbide (SiC) by applying high 
temperatures (>1100°C) in ultra-high vacuum. This technique yields large-area 




solution for manufacturing due to the costly SiC substrates, high temperature 
process, and lack of suitable transfer techniques to other substrates. Another 
technique that has been widely used to synthesize graphene is chemical vapour 
deposition (CVD). In principle, the CVD growth of graphene involves two 
steps: decomposition of hydrocarbons (e.g. CH4) followed by formation of 
graphene on catalytic surfaces, which can be transition metals such as Cu, Ni, 
Fe, or Co. The growth mechanism of graphene then depends on carbon 
solubility in the metal catalyst. For instance, the growth of graphene on Cu film 
is a self-limiting process due to negligible carbon solubility at the growth 
temperature (i.e., 1000 °C). Once a layer of graphene is formed on the Cu 
surface, graphene itself will block additional carbon atoms from touching the 
catalytic Cu surface, and no more dissolution process can occur. Hence, 
graphene grown on Cu is always of monolayer thickness. In contrast, it is hard 
to control the thickness and uniformity of the graphene grown on Ni. The carbon 
solubility of Ni is much higher compared to Cu. At growth temperature (i.e., 
around 600 ºC), carbon atoms can easily diffuse into Ni and precipitate at the 
surface during cooling. As such, the growth mechanism of graphene on Ni is 
dominated by the diffusion-precipitation process, instead of surface diffusion 
limited process as in the case of Cu. Therefore, graphene grown on Ni is of few-
layer and non-uniform. The major drawback of this CVD technique is it must 
be accompanied by the development of industrial techniques to transfer the 
CVD-grown graphene to another substrate for device fabrication. To address 
this issue, Samsung established a roll-to-roll transfer81 technique in 2010 and 
Gao et al. have introduced a face-to-face transfer technique that allows the 
CVD-grown graphene to spontaneously attach to its underlying 8-inch Si wafer 
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upon the removal of sandwiched Cu film.82 In late 2013, synthesis of single-
crystal graphene on Cu has been achieved with centimetre-scale domain size 
and comparable electrical performance to that of graphene exfoliated from bulk 
crystal.50 In summary, considering the yield and cost, Cu-catalysed CVD 
growth of graphene is the most promising synthesis approach for industrial 
applications at this juncture. 
The growth of high-quality, large area, single-crystalline monolayer MoS2 
for large scale implementation is also highly desired. To date, attempts to grow 
large area MoS2, such as soft sulfurization, physical vapor deposition, 
sulfurization of molybdenum oxides, hydrothermal synthesis, and 
electrochemical lithiation process, have met with limited success.56 These 
methods are not capable of integration with device fabrication and MoS2 
monolayer grown from such chemical methods will co-exist with some by-
products and also typically have small grain sizes (few µm). At the present 
moment, CVD appears to be the only viable route to realize large-area 
continuous MoS2 films on a device substrate, and yields highly crystalline 
monolayer MoS2 films of several hundreds of µm.
83, 84 In short, industrial-scale 
growth of high-quality monolayer MoS2 remains a great challenge, but it is a 
critical requirement for future commercialization. 
2.5.2 Metal Contacts 
Despite the exceptional electronic transport properties of both graphene and 
MoS2, their potential in electronic devices can only be fully realized if the 
deleterious effects of parasitic artefacts are addressed. Of these, one of the most 
serious is the source/drain contact resistance which presents a performance 
bottleneck in both graphene and MoS2 transistors.  
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Fabrication of 2D FETs. Figure 2.5.1 illustrates the common processes to 
fabricate a back-gated FET based on 2D materials that has been widely adopted 
in many laboratories for proof-of-concept experiments. First, a 2D material (i.e., 
graphene and MoS2) is deposited on a supporting substrate that can be an 
arbitrary material, but Si / SiO2 substrate is normally used. The sample is then 
coated with polymer resist. Each flake of 2D material is delineated into the 
desired shape (normally either a long strip or hall bar geometry) using a 
lithography process followed by a plasma etching (Figure 2.5.1(b)). Electron 
beam lithography (EBL) and photolithography are normally used depending on 
the target patterning resolution. Subsequently, the sample is soaked in acetone 
to remove the polymer layer. At this step, some organic residues tend to remain 
on the 2D material surface due to van der Waals forces. However, conventional 
oxygen plasma treatment to remove organic residues cannot be applied here as 
it is detrimental to the material. Finally, the source/drain contacts on the 2D 
material are delineated using lithography and thick metal film is deposited as 
electrical contacts (Figure 2.5.1(c)). Despite this metallization scheme is known 
to sandwich a layer of organic residues between metal and the 2D material,85 it 
is still widely used to fabricate 2D FETs at this juncture. 
 
Figure 2.5.1 Schematics of the process showing the fabrication steps of a back-
gated 2D field-effect transistor. (a) Exfoliated 2D material on a p+ Si / SiO2 
substrate. (b) The exfoliated 2D material on a p+ Si / SiO2 substrate is patterned 
into a strip or any desired shape using lithography and plasma etching. (c) Thick 
metal film is deposited as electrical contacts to the 2D device forming metal-
2D-material contacts. 
2D material(a)
Back gate (Si) Back gate (Si) Back gate (Si)
Insulator (SiO2) Insulator (SiO2) Insulator (SiO2)
Patterned 2D material Patterned 2D material(b) (c)
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Contact resistance in graphene FETs. Carrier transport at the metal-
graphene contact involves two processes: injection from metal to graphene 
followed by transport to the bare graphene region. The former is related to the 
metal-graphene coupling, while the latter is attributed to the interfacial potential 
barrier width, shape and height (Figure 2.5.2).80 Note that metals can induce 
doping in graphene by charge transfer.86 Therefore, the RC in graphene devices 
is affected by three major factors: (1) the sheet resistance of metal-covered 
graphene, (2) the quality of metal–graphene interface, and (3) the work function 
difference between the metal-covered graphene electrode and bare graphene 
channel.  
 
Figure 2.5.2 Carrier transport processes at the metal–graphene junction and gate 
dependence of Fermi level in graphene under metal contact and in the channel. 
(a) Schematic showing two cascaded carrier transport processes at the metal–
graphene contact, with transmission efficiencies of TMG and TK, respectively. 
(b) Schematic showing the band profile and dipole formation at the metal–
graphene interface. ϕM is the metal work function, ϕG is the work function of 
monolayer graphene, ΔEFM is the difference between the Dirac-point and Fermi-
level energies in the metal-doped graphene (graphene channel), ΔV is the total 
built-in potential difference, deq is the equilibrium distance, and the red cross 
indicates the Dirac cone. Figures reproduced with permission from Xia et al., 
Nat. Nanotechnol. (2011).80 
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As of early 2011, studies on electrical contacts to graphene have been 
showing large variations in RC, with reported values as high as hundreds of 
thousands of Ω.µm, which are considerably larger than the channel resistance.87 
Subsequently, a lot of efforts have been devoted to improve the RC in graphene 
devices. A common method to address this issue is post-annealing treatment,88-
90 which is known to remove contamination on graphene surfaces,91 but it is 
unclear whether the same applies to graphene that had already been covered by 
metal; indeed Chan et al. found that annealing did not significantly affect the 
RC of their devices.
92 Therefore, a number of alternatives have been explored to 
minimize contamination at the lithographically defined source/drain contact 
regions prior to metallization, which include AFM scanning,93, 94 
ultraviolet/ozone treatment,95, 96 and gentle plasma treatment.88, 97 However, 
these approaches are either laborious or detrimental to the graphene. The 
question is whether the resulting low RC is due to the removal of organic 
residues or the creation of defective graphene edges, as the latter establishes 
“end-contacted” metal-graphene interfaces, which are formed when graphene 
edges are in contact with metal (Figure 2.5.3 (a)). Such end-contacts have been 
predicted to provide much lower RC – up to a few orders of magnitude lower – 
compared to that of “side-contacted” interfaces.98 The side-contact 
configuration is typical of devices fabricated using conventional planar-device 
fabrication processes, where the metal-graphene interface is dominated by the 




Figure 2.5.3 Schematics showing different metal-graphene contact geometry: 
(a) end-contacted (b) side-contacted. Figures reproduced with permission from 
Matsuda et al., J. Phys. Chem. C (2010).98 
A good strategy to create end-contacts in a planar-device structure would be 
to increase the amount of exposed graphene edges at the source/drain regions 
prior to metallization. As an initial demonstration, Smith et al. patterned the 
source/drain contact regions using EBL and oxygen plasma etching and they 
observed a 32% of reduction in RC after annealing (Figure 2.5.4).
99 However, 
had the annealing not been applied, they observed an increase in RC instead, 
owing to the reduced contact area as well as the structural disorders100 and 
amorphization101 along the plasma-etched graphene edges.  
In late 2013, driven by the theoretical studies of end-contacted metal-
graphene contacts, we employed metal-catalysed etching to create in the 
graphene a vast density of nano-sized pits with zigzag-terminated edges that 
covalently bond to the deposited nickel metallization for source/drain contacts 
without the need for further annealing (see Chapter 4 for more details).102 Using 
this contact treatment, the measured RC is as low as 100 Ω.μm in single-layer 
graphene and 11 Ω.μm in bilayer graphene,102 which is less than 10% of the 




Figure 2.5.4 (a) Schematic representation of a two-terminal graphene device 
with cuts patterned perpendicular to the channel in the contact region. (b) SEM 
image of a graphene device with two cuts in the contact areas and a duplicate 
patterned graphene structure fabricated beneath to verify cut dimensions and 
alignment. Figures reproduced with permission from Smith et al., ACS Nano 
(2013).99 
Contact resistance in MoS2 FETs. The large source/drain RC that has been 
hampering the realization of ideal MoS2 FETs can be attributed to Fermi level 
pinning in MoS2 close to the conduction band edge owing to sulfur-vacancy 
defect level and charge neutral level location (Figure 2.5.5).61, 103 Regardless of 
this underlying principle, prior attempts to alleviate this by selecting the most 
appropriate material as contact metallization to MoS2 have met with limited 
success -- the lowest RC reported to date using scandium contacts is still far from 
satisfactory.61 Alternatively, gas104 and charge transfer based molecular 
doping105 on MoS2 flakes have been used to lower the RC of MoS2 devices but 
accompanying severe degradation in the on/off performance was observed. 
Recently, chloride molecular doping technique and formation of contacts to 
metallic-phase MoS2 have been demonstrated to lower the RC of MoS2 
transistors to 500 Ω.µm106 and 200-300 Ω.µm,107 respectively. Both techniques 
involve hours of chemical immersion and how the chemicals affect the 
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MoS2/dielectric interfaces requires careful investigation for future technology 
development. 
 
Figure 2.5.5 (a) Band diagram showing the different work function alignment 
of the contact metals to MoS2. (b) Band diagram showing the different work 
function pinning position of the contact metals to MoS2.  
On the other hand, some research groups have attempted the use of graphene 
as electrical contacts to MoS2 devices since it has the ability to enhance electron 
injection into the conduction band of MoS2 through lowering of the SBH.
108-110 
However, graphene itself as an electrode is too thin for electrical probing and 
this necessitates the use of metal-graphene hybrid as electrical contacts for 
MoS2 devices.
108, 111 The situation at the metal-graphene-MoS2 contact is now 
more complicated as it combines both metal-graphene and graphene-MoS2 
interfaces. Taken individually, the former RC is known to be large (up to 
hundreds of Ω.mm) without any contact treatment, while cleanliness is a key 
requirement for the latter interface. Failure to optimize either one of these 
interfaces could compromise the contact enhancement brought about by the 
graphene interlayer. For example, the RC for Ti-graphene-contacted MoS2 
devices (3.7 ± 0.3 Ω.mm when back gate bias = 30 V)110 has been reported to 
be large compared to the lowest RC values reported for MoS2 devices.
































if one carefully optimizes the fabrication of both metal-graphene and graphene-
MoS2 interfaces, the resistance of metal contacts to semiconducting-phase MoS2 
can be as low as that of metallic-phase MoS2 with the use of graphene as contact 
interlayer at the metal-MoS2 interface (see Chapter 5 for more details).
112  
2.5.3 Graphene FETs 
Digital electronics. For proper CMOS operation, the ION/IOFF of a FET must 
be greater than 104. To achieve that, a semiconducting channel with bandgap 
energy larger than 0.4 eV is required.1 Two-dimensional graphene is a semi-
metal with zero bandgap, and hence field-effect transistors based on large-area 
graphene cannot be switched off, and they are not suitable for digital electronics. 
Nevertheless, an energy gap can be opened up in graphene in one of 3 known 
ways – by constraining graphene in one dimension in the form of graphene 
nanoribbons (GNRs), by applying an electric field across bilayer graphene, or 
by introducing graphene FETs with fundamentally different working principles. 
Due to quantum confinement, GNRs that are less than 5 nm wide have a 
bandgap energy of few hundreds of meV. The ION/IOFF of FETs fabricated on 
GNRs has been shown to exceed 106.113 Nevertheless, the electrical 
performance of GNRs shows large variations as a result of different edge 
functionalization, crystal orientations, and edge roughness, accompanied by the 
bandgap-mobility trade-off issue. Hence, FETs fabricated on GNRs are inferior 
to silicon MOSFETs. On the other hand, by applying an electric field across 
bilayer graphene, a small bandgap of 250 meV can be created,114 which is still 
insufficient for logic applications at room temperature, but potentially useful for 
RF electronics and graphene-based tunnel FETs. 
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RF electronics. In RF transistors, there are three figures of merit: (1) power 
gain, (2) maximum oscillation frequency, fmax, and (3) cutoff frequency, fT, with 
the former two being more critical. Figure 2.5.6 benchmarks the performance 
of graphene-based FETs for RF applications. In particular, the fT of graphene 
FETs is comparable to that of InP HEMTs and GaAs metamorphic HEMTs, 
which represent the state-of-the-art technology. However, the fmax of graphene 
FETs is greatly inferior to the state-of-the-art technology, due to poor current 
saturation and large metal-graphene contact resistance.115 The former issue 
arises from its zero bandgap nature, which could be addressed if there is a small 
100 meV bandgap in graphene.116 Hence, biased bilayer graphene with a 250 
meV bandgap is suitable for RF applications. Based on recent experimental 
demonstration117 and theoretical predictions,118 it is believed that FETs 
fabricated on bilayer graphene can outperform the current state-of-the-art RF 
technology in terms of fmax, provided that the metal-graphene contact resistance 
issue is resolved.  
Unusual graphene FETs. In order to address poor ION/IOFF in graphene 
devices, a three-terminal active device, a graphene variable-barrier “barristor”, 
has been manifested.119 Large ION/IOFF (10
5) is achieved by controlling the 





Figure 2.5.6 Benchmarking of the performance of graphene-based RF 
electronics. (a) Cutoff frequency and (b) maximum oscillation frequency. The 
mHEMT is metamorphic HEMT and pHEMT is pseudomorphic HEMT. 
Figures reproduced with permission from Lemme et al., MRS Bulletin (2014).120 
2.5.4 MoS2 FETs 
A 500 nm top-gated FETs fabricated on monolayer MoS2, which possesses 
a direct bandgap of 1.8 eV, has been reported to exhibit n-type behaviour with 
reasonable electron mobility (∼200 cm2/Vs), excellent ION/IOFF (∼108), and low 
subthreshold swing (∼74 mV/dec).25 Furthermore, MoS2-based integrated 
circuits operating as basic building blocks of both digital and analog electronics 
have been demonstrated, which include inverters, NAND gates, static random 
access memory (RAM), and a five-stage ring oscillator 
manifested.28 Considering the manufacturing scalability, these proof-of concept 
integrated circuits have been fabricated on large-area CVD MoS2 that is of 
monolayer thickness but polycrystalline.27 Despite being intrinsically n-doped, 
MoS2 FETs can be operated in both enhancement and depletion modes by using 
gate electrodes with different work function.28  
Although the reported mobility values for MoS2 FETs are not higher than 




scaling in vertical direction gives MoS2 its own merits compared to silicon. This 
is because the mobility of Si MOSFETs degrades with reducing thickness. In 
addition, MoS2 FETs show promising characteristics for flexible electronic 
applications and their mobility values surpass competing materials such as 
organic semiconductors and amorphous silicon. 
2.6 Summary and Outlook 
Both graphene and MoS2 have their own unique properties that promote 
them as attractive candidates for different electronic applications. In this 
chapter, we have discussed both graphene and MoS2, straddling basic electronic 
properties to transistor applications. Nevertheless, to fully exploit their 
extraordinary properties, several challenges must be addressed: (1) obtaining 
large area material that is compatible with CMOS technology, (2) formation of 
reproducible low resistance metal contacts, (3) formation of high quality 
interface with dielectric, and (4) development of wafer-scale assemble 
technology for 2D materials. The latter two challenges are important for future 
circuit integrations but they are outside the scope of this thesis, and hence not 
discussed in detailed. 
Research on both graphene and MoS2 for electronic applications is still at 
its early stage compared to that of silicon. Each of the two materials will find 
its own applications in electronics owing to their exceptional electrical 
properties. Besides transistor applications, they have also been studied for other 
purposes including transparent electrodes, sensors, and touch screen displays, 




Chapter 3 Role of Contact Annealing in Graphene 
Devices 
Large resistance metal contacts to graphene has been recognized to be a 
significant impairment to the potential performance of graphene devices. Recent 
years, many methods have been explored to tackle this issue, which include 
gentle plasma treatment,88, 97 ultraviolet/ozone treatment,95, 96 use of a sacrificial 
layer,121 and annealing treatment.88-90 The underlying principle of these methods 
is to minimize organic residues that are left over at the metal contact regions of 
graphene devices by the lithography process as discussed in Section 2.5.2. Out 
of these methods, post-annealing treatment is the most common practice that 
has been used in many laboratories.92, 122-125 Although decomposition of organic 
residues occurs at temperatures higher than 200 ºC,91, 123 the question is whether 
the organic residues sandwiched between the metal and graphene at the contacts 
can be removed by annealing since they had already been covered by thick metal 
film. Indeed, Chan et al. found insignificant changes to the RC of their Ni-
contacted graphene FETs following annealing at 300 ºC for 3 h.92 On the other 
hand, Nagashio et al. found that the RC of their resist-free Ni-contacted graphene 
FETs that had been metallized by evaporation through a shadow mask is 
comparable to that of resist-processed FETs upon annealing.122 Interestingly, to 
promote formation of covalent bonds between metal and graphene edges, 
annealing treatment plays an essential role where the graphene edges are 
defective99 but is unnecessary for defect-free zigzag graphene edges.102 All of 
these inconsistent findings give rise to the question of what does annealing do 
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to metal-graphene contacts that results in contact enhancement in most cases, 
but trivial changes under other circumstances.  
In this chapter, we will close the gap in understanding. We present a new 
approach to fabricate graphene FETs with residue-free metal-graphene contacts, 
where metallization to graphene is achieved by evaporation through a soft 
shadow-mask. Using this approach, we first fabricated graphene FETs with both 
resist-patterned and residue-free Ni-graphene contacts to compare the effect of 
an annealing treatment. Surprisingly, we observed that annealing induces 
comparable contact enhancement regardless of the presence of organic residues 
at the metal-graphene contacts. Hence, we investigated the key mechanism that 
leads to contact enhancement in graphene devices as a result of annealing. 
3.1 Fabrication of Graphene FETs with both Resist-Patterned and 
Residue-Free Metal-Graphene Contacts 
Graphene flakes were first exfoliated from Kish graphite on a SiO2/p+ Si 
substrate with 285 nm of oxide thickness. A graphene flake of uniform width (3 
µm) was chosen for comparison study. To fabricate a soft shadow-mask, a 600 
nm thick layer of an electron beam resist, poly(methyl methacrylate) (PMMA) 
was spin-coated on another SiO2/p+ Si substrate and baked at 120 °C in an oven 
for 15 min. Four 20 µm × 1 µm windows were exposed in the middle of the 
substrate using EBL followed by development in MIBK/IPA (1:3) (Figure 
3.1.1(a)). The PMMA film was then peeled off from the substrate using a Scotch 
tape and transferred onto the targeted substrate with the freshly-exfoliated 
graphene strip (Figure 3.1.1(b)). Figure 3.1.2 shows the experimental set-up 
customized for this dry transfer technique. In particular, a micromanipulator 
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was used to align the EBL-opened windows to the exfoliated graphene (Figure 
3.1.1(c)) and a washer is used to clasp the frangible soft shadow-mask (i.e., the 
PMMA film with multiple EBL windows). The sample with the soft shadow-
mask was baked at about 100 °C to improve adhesion using a resistive heater 
connected to a DC power supply as can be seen in Figure 3.1.2. Subsequently, 
residue-free metal-graphene contacts were formed by evaporating 100 nm of Ni 
followed by lift-off in warm acetone (60 ºC) for more than 12 h (Figure 
3.1.1(d)). Having protected these pristine contact areas with metallization, the 
transistors with resist-patterned contacts were then fabricated using a 
conventional EBL approach as follows. The sample was then spin-coated with 
a 600 nm thick layer of PMMA layer and baked at 120 ºC in an oven for 15 min. 
After that, a number of resist-patterned metal-graphene contacts were delineated 
using EBL and metallized with 100 nm of Ni followed by lift-off (Figure 
3.1.1(f)). The presence of resist residues on the graphene exposed to resist 
processes is confirmed through AFM studies. As can be seen in Figure 3.1.3, 
the roughness of graphene surface increased by almost 3-fold after going 
through the resist processes, prior to metallization.  
It is worth noting that this novel fabrication technique allows the residue-free 
contacts to have the same dimensions as the resist-patterned contacts as both of 
them had been defined using EBL. Hence, for fair comparison, all FETs were 
made from four-layer graphene and their dimensions were standardized: the 
channel length and contact length are 1 µm, while the channel width and contact 






Figure 3.1.1 Schematics of the process showing the fabrication steps of a 
graphene transistor array consisting of both resist-patterned and residue-free 
metal-graphene contacts. (a) Four windows are created in the middle of the 
substrate using electron beam lithography (EBL). (b) The pre-patterned PMMA 
film is peeled-off from the substrate using “Scotch-tape” technique and 
transferred onto another target substrate with freshly-exfoliated graphene strip 
on it. (c) The EBL-opened windows are aligned to the exfoliated graphene in 
the desired direction with the help of a micromanipulator. (d) Thick Ni 
metallization is deposited as electrical contacts to the graphene device forming 
four residue-free metal-graphene contacts. (e) A layer of PMMA is spin-coated 
on the sample and EBL is used to delineate four metal contact windows on the 
graphene strip. (f) Thick Ni metallization is deposited as electrical contacts to 



















Figure 3.1.3 Comparison of the graphene surface prior to metallization. (a) 
Resist mask for residue-free metal-graphene contacts, with contact hole. The 
root-mean-square (rms) surface roughness of 0.158 nm was acquired on a 1×1 
μm2 scan window highlighted by the dotted box. (b) Resist mask for resist-
patterned metal-graphene contacts. The rms surface roughness of 0.446 nm was 
acquired on a 1×1 μm2 scan window highlighted by the dotted box. 
We further note that the transferred PMMA soft shadow-mask can serve as 
a resist layer for the subsequent patterning by EBL if so desired. However, the 
PMMA soft shadow-mask technique suffers from thickness - resolution trade-
off. Specifically, the spatial resolution of EBL-defined windows is higher when 
the thickness of a PMMA film is lower, which then makes it more difficult to 
be handled during the dry transfer process. In our experiments, we found poor 
success rate when attempting to detach a PMMA film with thicknesses less than 








mask, we do occasionally observe the appearance of cracks around, and merging 
of, the EBL-defined windows as shown in Figure 3.1.4(a-b), which could be 
due to tensile stress experienced by the mostly suspended PMMA film. 
Therefore, special care must be taken in the design of the EBL patterns for the 
fabrication of a soft shadow-mask. Instead of a rectangle, a rounded rectangle 
is used throughout the current study for the fabrication of the soft shadow-mask, 
in order to prevent the emergence of cracks around the EBL-defined rectangles 
(Figure 3.1.4(c-d)). 
 
Figure 3.1.4 Optical images showing four 20 µm × 1 µm EBL windows (a) prior 
to and (b) following the peeling process from its supporting substrate using a 
Scotch tape. (c) A typical EBL design pattern drawn using the Raith ELPHY 
Quantum software that mimics a rounded rectangle, and used throughout the 
current study for the fabrication of soft shadow-mask. (d) Comparisons of 
different EBL patterns and their corresponding optical images after 
metallization.  
 








Annealing treatment. All annealing processes for the current study were 
conducted at 300 ºC in a forming gas environment (400 sccm of 5% H2 and 95% 
Ar at a total pressure of 10 Torr) for 1 h, unless otherwise specified. This 
annealing condition was selected as annealing at 300 ºC had been demonstrated 
to enhance the carrier mobility of graphene devices126 and both forming gas and 
nitrogen provide the optimum annealing atmosphere.90, 127 The use of higher 
temperature is foreseen to be more effective in burning off organic residues that 
had been left over from device fabrication processes. However, temperatures 
higher than 300 ºC should be avoided owing to the increased coupling between 
the supporting substrate (i.e., SiO2) and graphene.
126  
Raman analysis. For the current study, a Raman system (WITec alpha 
300R) with a 532 nm laser excitation source and laser spot size of ~320 nm was 
used. All Raman mappings were conducted with a step size of 100 nm, unless 
otherwise specified. 
3.2 Resist-Patterned versus Residue-Free Nickel-Graphene 
Contacts 
To compare the contact enhancement brought about by an annealing 
treatment, we fabricated on the same graphene strip exfoliated from Kish 
graphite an array of graphene back-gated FETs consisting of both resist-
patterned and residue-free metal-graphene contacts. The detailed fabrication 
processes are discussed in Section 3.1. The electrode material selected for this 
study is Ni because it is one of the chemisorbed metals that has been 
theoretically predicted to react with graphene strongly through orbital 
hybridization and consistently provide low resistance contacts to graphene.102, 
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124 Figure 3.2.1(a) shows a graphene transistor array that contains both resist-
patterned and residue-free contacts. Figure 3.2.1(b) summarizes the average RC 
for both resist-patterned and residue-free contacts fabricated using the same 
graphene flake prior to and following 1 h of 300 ºC annealing treatment. Four-
probe measurement technique was adopted to extract RC of each graphene 
device via equation (3.1): 
𝑅𝐶 =  
1
2
(𝑅2𝑝 − 𝑅4𝑝)𝑊  (3.1) 
where RC is the contact resistance, R2p is the device’s two-point resistance, R4p 
is the device’s four-point resistance and W is the contact width. Electrical 
measurements for all FETs were conducted in a high vacuum chamber and RC 
was taken when the back gate voltage, VGS = -20 V, in a regime where the RC 
has insignificant gate dependence (Figure 3.2.1(c)). As shown in Figure 
3.2.1(b), both sets of FETs with resist-patterned and residue-free contacts have 
similar RC values as-fabricated. More importantly, the average RC for both sets 
of FETs reduces by a similar factor after the annealing treatment. This 
observation suggests that the primary mechanism that led to the contact 
enhancement as a result of annealing is not the removal of organic residues 




Figure 3.2.1 Comparison of contact enhancement by annealing at 300 ºC for 1 
h for graphene transistors that consist of both residue-free and resist-patterned 
metal-graphene contacts. (a) Optical image showing an array of graphene 
transistors containing both residue-free and resist-patterned metal-graphene 
contacts. Scale bar: 10 µm. (b) The average contact resistance values (when 
back gate voltage = -20V) for both residue-free and resist-patterned Ni-
graphene contacts fabricated using the same graphene flake prior to and 
following one hour of 300 ºC annealing. (c) Contact resistance of a typical 
graphene transistor with residue-free Ni-graphene contacts as a function of 
applied back gate voltage. Similar trend was observed for graphene devices with 
resist-patterned metal-graphene contacts. 
3.3 Mechanism of Contact Enhancement by Annealing 
We now seek to uncover the primary mechanism that could account for how 
annealing improves metal-graphene contacts. Through Raman analysis, we 
examined the impact of annealing on the metal-covered graphene. First, a 100 
nm thick Ni film was deposited on a flake of freshly exfoliated few-layer 
graphene (FLG). The Ni film was left on the graphene sample for more than 24 
h at room temperature (~ 25 ºC). Subsequently, the Ni film was removed by 
dipping into acid (concentrated HCl/HNO3 3:1) for less than 5 min. AFM was 



































Figure 3.3.1 A piece of exfoliated FLG (three layers) was covered with a 100 
nm thick of Ni film for more than 24 h at room temperature followed by acid 
dip to remove the Ni film. (a) Raman spectra taken at the graphene edge and 
surface. (b) Raman maps showing intensity of the G-, D- and 2D-band of the 
graphene flake. Subsequently, a Ni film was deposited on the same graphene 
flake again but the sample was annealed at 300 ºC for 1 h this time followed by 
removal of the Ni film. (c) Raman spectra taken at the graphene edge and 
surface again. (d) Raman maps showing intensity of the G-, D- and 2D-band of 
the graphene flake. All scale bars are 1 µm. 
Figure 3.3.1(a) shows Raman spectra of the processed graphene surface and 
its edges, while Figure 3.3.1(b) shows the Raman intensity maps of G-, D- and 
2D-bands of the graphene flake. As can be seen, the processed graphene has 
uniform Raman signatures throughout the flake with negligible D-band signal. 
This implies that the processed graphene flake remained intact after Ni 
deposition and removal. Notably, its edges have no D-band signal and hence are 
of pure zigzag configuration. A 100 nm thick Ni film was then deposited on the 
same graphene flake again but the sample was annealed at 300 ºC for 1 h this 
time followed by removal of the Ni film. As can be seen in Figure 3.3.1(c-d), a 
clear D-band signal is observed at the graphene edges while it remains 
negligible for the graphene surface. The emergence of disorder-induced Raman 































































signature (D-band signal) at the graphene edges suggests that an annealing 
treatment changes both atomic arrangement and electronic properties of the Ni-
covered graphene. In addition, the modification tends to start from edges of the 
exfoliated graphene flake, instead of throughout the graphene flake. We 
attribute this observation to the inertness of the graphene interior that is 
composed of sp2-hybridized carbon-carbon bonds, and susceptibility of 
graphene edges to react with other materials, which contains dangling bonds. 
One possible mechanism that can contribute to the disorder-induced Raman 
signature for the annealed Ni-on-graphene sample discussed above is the carbon 
dissolution-precipitation mechanism whereby carbon atoms from the graphene 
dissolve into Ni and precipitation of nickel-carbon compound takes place at the 
same time. The broken carbon-carbon bonds in the graphene give rise to the 
emergence of the D-band signal captured by Raman spectroscopy. Dissolution 
of carbon requires initiation sites such as defects or dangling bonds in graphene, 
which exist along the edges of the exfoliated graphene and hardly in the basal 
plane but can be anywhere throughout the CVD-grown graphene as a result of 
its imperfect lattice and grain boundaries. The proposed mechanism here is 
supported by an earlier XPS study that discovered a significant amount of nickel 
carbides formed after the Ni-covered CVD-grown graphene had been vacuum 
annealed at 100 ºC for 1 h.128 On the basis of this carbon dissolution-
precipitation mechanism, the carbon-carbon bond breaking in graphene yields 
numerous dangling carbon bonds along the periphery of the undissolved 
graphene and these dangling carbon bonds are foreseen to directly bond to the 
metal in end-contacted geometry,129 instead of the side-contacted geometry, 
which is planar and usually obtained by putting metal on top of a graphene sheet 
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(see Figure 2.5.3 for illustrations). An XPS analysis was conducted on the 
annealed Ni-on-graphene sample to confirm the precipitation of nickel-carbon 
compound (see Section 3.3.1 for details). Importantly, end-contacted metal-
graphene contacts have been theoretically predicted98 and experimentally 
proven130 to provide much smaller RC for graphene devices compared to those 
based on the side-contacted configuration. In short, this provides a consistent 
explanation as to how the annealing process improves the RC of graphene 
devices as illustrated by Figure 3.3.2. 
 
Figure 3.3.2 Schematic illustrating the key mechanism that lead to the contact 
enhancement brought about by annealing. 
3.3.1 XPS Study of the Annealed Nickel-on-Graphene 
In order to confirm the precipitation of nickel-carbon compound, we 
characterized the annealed nickel-on-graphene sample using XPS. Figure 
3.3.3(a) shows the Raman spectra of a CVD-grown graphene as transferred (“as-
transferred graphene”) and following an annealing process while covered with 
Ni (“annealed nickel-on-graphene”). The “as-transferred graphene” is a single-
layer CVD-grown graphene that was transferred onto a p-doped silicon 
substrate with 285 nm of oxide thickness. Referring to Figure 3.3.3 (a), the 
FWHM of the 2D-band for the “as-transferred graphene” is 35 cm-1 and the 







level. Next, a 100 nm thick Ni film was thermally evaporated onto the “as-
transferred graphene” followed by 1 h of annealing at 300 ºC. The sample was 
then immersed into acid (concentrated HCl/HNO3 3:1) for less than 5 min to 
remove the Ni film. The sample is then named as “annealed nickel-on-
graphene”. As can be seen in Figure 3.3.3(a), the “annealed nickel-on-
graphene” has a much broader 2D peak (FWHM = 54.2 cm-1) and a much larger 
ID/IG (0.8) compared to the “as-transferred graphene”. Subsequently, XPS 
spectra of the “annealed nickel-on-graphene” was collected by exciting the 
sample with an Mg Kα source (XR 50, SPECS GmbH), and detected with a 
PHOIBOS 150 Hemispherical Energy Analyser equipped with a Delay Line 
Detector (SPECS GmbH) at a pass energy of 30 eV. Figure 3.3.3 (b) shows the 
XPS C 1s spectra of the “annealed nickel-on-graphene” with curve fits to 
spectral components attributed to graphene sp2 C-C bonds, PMMA residue 
(C=OO, C-O and C, sp3) and nickel-carbon compound, NixC were identified 
through peak fitting and comparisons with reference works (Figure 3.3.4).131, 132 
The presence of NixC spectral component in the “annealed nickel-on-graphene” 
sample agrees well with our hypothesis that nickel-carbon bonds formed once 
the Ni-covered graphene is being annealed, which provides a consistent 





Figure 3.3.3  (a) Raman spectra of the as-transferred graphene and the as 
“annealed nickel-on-graphene”. (b) XPS C 1s spectra of the “annealed nickel-
on-graphene” sample with curve fits to spectral components attributed to 
graphene sp2 C-C bonds, PMMA residue (C=OO, C-O and C, sp3) and nickel-
carbon compound, NixC. 

































































































































Figure 3.3.4 XPS C 1s spectrum of (a) a CVD graphene on Cu, (b) graphene 
after transferred to a SiO2 substrate after the removal of PMMA using acetone, 
and (c) after a 300 °C, 3 h vacuum anneal. Curve fits to spectral components 
attributed to graphene sp2 C–C bonds (d) and PMMA residue (e)–(i) are 
presented. (j) XPS C 1s spectra of a Ni-C composite with curve fits to spectral 
components attributed to C=OO, C-O, sp3 C-C bonds, sp2 C-C bonds, nickel-
carbon compound, NixC, and nickel-carbide, Ni3C. The peaks’ assignment, 
position, FWHM, and relative peak intensity of the XPS spectral lines are shown 
in (k). Figures (a-c) reproduced with permission from Pirkle et al., Appl. Phys. 
Lett. (2011).131 Figures (j-k) reproduced with permission from Kovács et al., 
Thin Solid Films (2008).132 
3.3.2 Chemisorbed versus Physisorbed Metal-Graphene Interfaces 
It is generally accepted that metals are divided into two groups when they are 
in contact with graphene, namely chemisorbed and physisorbed.86, 133 Strong 
interaction is theoretically predicted to take place at the chemisorbed metal-
graphene interfaces such as Ti-, Co-, Ni- and Pd-graphene interfaces, whereas 
physisorbed interfaces such as Au- and Pt-graphene interfaces are bonded 
weakly. Furthermore, transition metals such as Au with completed d-orbital 
shell are unlikely to react with carbon even if they were annealed together.134 





of end-contacted metal-graphene contacts arising from the carbon dissolution-
precipitation process is applicable to all metals. 
Annealing effect on both Ni- and Au-covered SLG. In Figure 3.3.5, we 
compare the annealing effect for both chemisorbed (Ni) and physisorbed (Au) 
metal-graphene interfaces that were fabricated on the same exfoliated graphene 
flake. The freshly-exfoliated graphene flake has a 2D-band signal with FWHM 
of 35.6 cm-1 confirming that it is a SLG (Figure 3.3.5(b)). Both Au and Ni 
ribbons (100 nm thick, 4 µm wide) were thermally evaporated on the SLG as 
indicated in Figure 3.3.5(a). The sample was then annealed at 300 ºC for 1 h 
followed by 5 min acid bath (concentrated HCl/HNO3 3:1) and both metal films 
were removed concurrently. Figure 3.3.5(b) shows the Raman spectra of the 
processed graphene taken from some representative positions as indicated in 
Figure 3.3.5(a). As can be seen, the Au-covered graphene portion (Position 2) 
remains intact following annealing and has a similar Raman spectrum compared 
to the bare graphene portion (Positions 1 and 3). On the other hand, the annealed 
Ni-covered graphene portion (Positions 4 and 5) shows increased and non-
uniform D-band signal. Similar results were obtained if we compare along the 
graphene edges at Positions 6, 7 and 8. The Ni-covered graphene edges 
(Position 8) exhibit significant D-band signal, while both bare and Au-covered 
graphene edges show negligible D-band signal (Positions 6 and 7). Notably, a 
tiny hump was observed throughout the Ni-covered graphene surface at ~1350 
cm-1, which is the characteristic location of D-band signal of graphene. This 
slight increment in D-band signal throughout the Ni-covered graphene surface 
(Position 4) compared to that of bare graphene surface (Position 3) can be 
attributed to the presence of some NixC.
134, 135 In particular, a NixC has two 
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broad Raman characteristic peaks at ~1350 cm-1 and ~1590 cm-1, which are very 
close to the D- and G-peaks’ position of graphene. A new feature was captured 
at Position 10, where had no graphene initially, is believed to be a nickel-carbon 
compound based on its Raman signature. In contrast, no characteristic Raman 
peak was detected at Position 9, which was contacted by Au during the 
annealing process. As for the non-uniform Raman signal captured throughout 
the Ni-covered graphene surface (Positions 4 and 5), we account it to the 
formation of NixC on the graphene surface that initiates at random locations. 
Furthermore, the NixC is likely to be redeposited randomly on the sample as a 
result of wet chemical process (metal etching by acid; see Figure 3.3.6 for more 
details). For instance, Position 10, which was not covered by any metal film, 
gives a clear NixC Raman signature. In short, the Raman results indicate that 
the proposed carbon dissolution-precipitation mechanism during annealing only 
applies to Ni-SLG interfaces, but not for Au-SLG interfaces.  
 
Figure 3.3.5 Comparison study of the annealing effect on both chemisorbed (Ni) 
and physisorbed (Au) metal-SLG interfaces. (a) Raman maps showing the 
intensity of G-band, D-band and 2D-band of a processed exfoliated monolayer 
graphene. During the annealing process, parts of the graphene was covered by 
either Ni or Au strips (4 µm wide, 100 nm thick) as labelled in the G-band 
intensity map. (b) Raman spectra taken at different positions as indicated in (a). 






































































Verification of carbon dissolved from graphene into Ni. We now confirm 
whether the emergence of NixC in the “annealed nickel-on-graphene” sample 
arises from the carbon atoms that dissolved from the graphene or only from 
other carbon sources. First, a piece of FLG exfoliated on a SiO2/p+ Si substrate 
(size: 5 mm × 5 mm) was annealed at 400 ºC for 1 h in forming gas environment 
to remove tape residue, which could be a potential source of carbon other than 
the graphene/graphite flakes, followed by deposition of Ni film (100 nm thick). 
Subsequently, the sample was annealed at 300 ºC for 1 h followed by removal 
of the Ni film. Figure 3.3.6(a) shows the Raman spectra taken at different 
positions of the sample, while Figure 3.3.6(b) shows the Raman intensity maps 
of G-, D- and 2D-bands of the sample. A clear D-band signal is observed along 
the graphene edges (Position 4) while it is almost negligible for the graphene 
surface (Position 3). In addition, some particles are observed in the G- and D-
band intensity maps, but are absent in the intensity map of 2D-band; these 
particles are confirmed to be NixC from their Raman spectrum (Position 2).
3.4 
Although the size of the NixC particle is 300-500 nm under Raman microscopy 
(which is very close to the diffraction-limited laser spot size), its actual size is 
in fact measured to be 30-40 nm using SEM. We believe the presence of NixC 
particles around the FLG flake in Figure 3.3.6(b) is due to random redeposition 
of NixC after the wet chemical process (metal etching by acid). On the same 
substrate, we then conducted Raman mapping over 5 areas of 10 × 10 µm2 
where the region has no exfoliated graphene and graphite flakes (empty 
substrate). The Raman signal detected throughout the 5 randomly selected scan 
areas is uniform, does not give rise to any characteristic peaks of NixC, and is 
similar to that of empty substrate (Position 1 in Figure 3.3.6(a)). In short, the 
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results prove that formation of NixC in the “annealed nickel-on-graphene” 
sample is indeed originated from the carbon atoms that dissolved from the 
graphene. On top of that, a control experiment was ran to confirm that carbon 
atoms present in tape residue have been removed by the first 400 ºC anneal prior 
to Ni deposition and hence does not result in formation of any NixC. Typically, 
another sample without any exfoliated graphene and graphite flakes on it was 
prepared using the same Scotch-tape approach. A Raman scanning was 
conducted over 5 areas of 10 × 10 µm2 where the region has tape residue 
initially. As expected, none of the characteristic peaks of NixC was detected, 
confirming that the first 400 ºC anneal does avert all carbon atoms in tape 





Figure 3.3.6 Raman analysis of the processed sample with few-layer graphene 
(3 layers) on it. (a) Raman spectra taken at different positions as indicated. Inset: 
Optical image of the typical few-layer graphene flake. (b) Raman maps showing 
intensity of the G-, D- and 2D-band of the graphene flake. Random redeposition 
of nickel-carbon compound in the vicinity of the flake was observed due to wet 
chemical processing. 
Annealing effect on both Ni- and Au-contacted FLG. In Figure 3.3.7, we 
compare the annealing effect for both chemisorbed (Ni) and physisorbed (Au) 
metal-graphene interfaces that were fabricated on the same exfoliated FLG (4 
layers). Similar to the case of SLG (discussed earlier), the graphene portion 
contacted by Au following annealing (Position 2) remains intact and has similar 














































































Raman spectrum to the bare graphene portion (Position 3). In contrast, the 
graphene portion contacted by Ni (Position 4) is no longer intact following 
annealing and shows a clear and broad D-band signal. We note that the graphene 
portion contacted by Ni (Position 4) has higher intensity for both G- and D-
peaks compared to the bare graphene portion (Position 3). This observation can 
be attributed to the formation of NixC on the graphene surface. In addition, the 
graphene edges contacted by Ni (Position 6) has pronounce D-band signal 
compared to the bare graphene edges (Position 5), while the graphene edges 
contacted by Au have insignificant D-band signal similar to the bare graphene 
edges (see the D-band intensity map in Figure 3.3.7(a)). A new feature was 
detected at Position 8, which contained no graphene initially, and is believed to 
be NixC based on its Raman signature. No characteristic Raman peak was 
captured at the Au-contacted blank substrate (Position 7). As for position 1, it 
is within the graphene portion contacted by Au and a broad but small D-band 
signal was captured. This can be attributed to the randomly redeposited NixC 
particles as a result of the wet etching process. In short, the findings are 
consistent with the case of SLG, confirming that the proposed carbon 
dissolution-precipitation mechanism upon annealing only applies to Ni-
graphene interfaces, but not for Au-graphene interfaces, irrespective of whether 




Figure 3.3.7 Comparison study of the annealing effect on both Ni- and Au-
contacted few-layer graphene (4 layers). (a) Raman maps showing the intensity 
of G-band, D-band and 2D-band of a processed exfoliated few-layer graphene. 
During the annealing process, parts of the FLG was covered by either Ni or Au 
strips (4 µm wide, 100 nm thick) as labelled in the G-band intensity map. (b) 
Raman spectra taken at different positions as indicated in (a). 
Resist-patterned versus residue-free physisorbed Au-graphene contacts. 
In Section 3.2, we have discussed our findings on the impact of an annealing 
treatment on chemisorbed Ni-graphene contacts, in which similar RC was 
measured for both resist-patterned and residue-free Ni-graphene contacts prior 
to and following the annealing treatment. We now attest the effect of annealing 
treatment on both resist-patterned and residue-free Au-graphene contacts, 
which are physisorbed. Similarly, we fabricated on a freshly-exfoliated SLG 
strip an array of graphene back-gated FETs, and the device dimensions for this 
array of transistors were standardized such that the channel length and contact 
length are 1 µm, while the channel width and contact width are 4.5 µm, being 
the natural width of the exfoliated SLG. Table 3.3.1 summarizes the average RC 
for both resist-patterned and residue-free Au-graphene contacts fabricated using 




























































We observe that the post-annealing treatment improves the RC by 3% for FETs 
with resist-patterned contacts, while only 1% for FETs with residue-free 
contacts. This observation is very different compared to the situation of 
chemisorbed Ni-graphene contacts, which RC improved by almost 40% for both 
cases. Furthermore, the RC of as-fabricated graphene FETs with residue-free 
Au-graphene contacts is about 6% smaller than that with resist-patterned Au-
graphene contacts. These results suggest that the post-annealing treatment 
reduces the influence of resist residues sandwiched at the metal-graphene 
contacts, which can be attributed to residue decomposition. Nevertheless, it is a 
redundant process for clean (residue-free) Au-graphene contacts. These 
findings can be understood by comparing the interaction between metal and 
graphene of both physisorbed and chemisorbed interfaces. Conductance at 
physisorbed Au-graphene interfaces is dominated by weak interaction between 
Au and the covered-graphene surface, while the conductance at chemisorbed 
Ni-graphene interfaces is dominated by strong interaction between metal and 
reactive graphene edges, where strong covalent bonds formed, and thus 
relegating conduction through the graphene surface to an insignificant role. 
 
Table 3.3.1 Average contact resistance values (when back gate voltage = -20V) 
for both residue-free and resist-patterned Au-graphene contacts fabricated using 
the same monolayer graphene flake prior to and following 1 h of 300 ºC 
annealing. 
RC  taken at VG = -20V (Ω•µm) Resist-patterned Residue-free 
As-fabricated 494 466 
Annealed 478 461 
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Annealing effect on chemisorbed Co-contacted FLG. We now examine 
whether the proposed carbon dissolution-precipitation mechanism upon 
annealing is valid for another chemisorbed interfaces, which are the Co-
graphene interfaces. A piece of freshly-exfoliated FLG (3 layers) was used for 
this study. Its corresponding Raman spectra and intensity maps of the G-, D- 
and 2D-band are presented in Figure 3.3.9(a-b). The freshly-exfoliated graphene 
edge has a small D-band signal (ID/IG = 0.2). We note that Position 1 has natural 
defects when it was freshly-exfoliated and its Raman spectrum gives a D-band 
signal with ID/IG of 0.17. Afterwards, a Co film (30 nm thick) was thermally 
evaporated on the FLG followed by a 300 ºC anneal for 1 h and subsequent 
removal of Co film in diluted HCl for less than 10 min as illustrated by Figure 
3.3.8.  
Figure 3.3.9(c) shows the Raman spectra taken at the graphene edge and 
graphene surface including Position 1 after a series of processes. Figure 3.3.9(d) 
shows the Raman intensity maps of the G-, D- and 2D-band of the processed 
FLG. From the D-band intensity maps of the processed graphene, it can be seen 
that defects exist along the graphene edges with a slightly wider spread 
compared to that of freshly-exfoliated graphene, and the D-band signal remains 
negligible for the graphene surface, except for Position 1 where defects exist 
upon exfoliation. In brief, the Raman results confirm that the proposed carbon 
dissolution-precipitation mechanism upon annealing is valid for the Co-
graphene interfaces, similar to the case of Ni-graphene interfaces, and notably, 




Figure 3.3.8 Schematics illustrating the fabrication processes of the sample 
prepared to study the impact of an annealing treatment on Co-graphene 
interfaces. 
 
Figure 3.3.9 Raman analysis of a FLG (3 layers) before and after being annealed 
while covered by Co film. (a) Raman spectra taken at the graphene edge, 
graphene surface and Position 1 when the typical few-layer graphene flake was 
freshly-exfoliated.  (b) Raman maps showing intensity of the G-, D- and 2D-
band of the freshly-exfoliated graphene flake. Afterwards, a Co film (30 nm) 
was thermally evaporated on the few-layer graphene flake followed by a 300 ºC 
anneal for 1 h and subsequent removal of Co film. (c) Raman spectra taken at 
the graphene edge, graphene surface and Position 1 after a series of processes 
as mentioned. (d) Raman maps showing intensity of the G-, D- and 2D-band of 
the processed few-layer graphene flake. 
Overall, all of these results are consistent and confirm that the carbon 
dissolution-precipitation mechanism is applicable to chemisorbed metal-
graphene interfaces such as Ni- and Co-graphene interfaces, but not to Au-















































































3.4 Impact of Annealing on Ni-Contacted CVD Graphene 
Although it has been shown that the carbon dissolution process occurs 
spontaneously upon metal deposition on CVD-grown graphene,129 such metal-
graphene chemical reaction is foreseen to be more pronounced at higher 
temperatures and hence resulting in improved metal-graphene contacts. In 
Figure 3.4.1, we demonstrate that annealing can significantly enhance the Ni-
graphene interaction in CVD-grown graphene compared to the spontaneous 
reaction at room temperature. Figure 3.4.1(a-b) illustrate the sample fabrication 
steps for this study. Single-layer CVD-grown graphene on p-doped silicon 
substrates with 285 nm of oxide thickness was purchased from Graphene 
Laboratories Inc. Several Ni bars (1 mm wide, 100 nm thick) were thermally 
evaporated on the CVD graphene (Figure 3.4.1(a)) followed by 1 h of annealing 
at 300 ºC. The sample was then immersed into acid to remove the Ni film 
(Figure 3.4.1(b)). For comparison purposes, another sample was prepared using 
the same approach but no annealing was conducted. The Raman spectra taken 
at different positions on the SLG sample are shown in Figure 3.4.1(c). The 
FWHM of the 2D-band for as-transferred CVD graphene is 34.87 cm-1 and the 
ID/IG is 0.15 indicating that it is of single layer with a small amount of defects. 
For the bare “annealed graphene”, which was not contacted by Ni during 
annealing, the FWHM of the 2D-band is similar to that of the as-transferred 
graphene (34.51 cm-1) with smaller ID/IG (0.11). This implies that the annealing 
treatment improves the quality of graphene. In contrast, the “annealed Ni-
graphene”, which represents the Ni-covered graphene portion during annealing, 
has a much broader 2D peak (FWHM = 66.18 cm-1) and much larger ID/IG 
(0.77). The Raman spectrum of “Ni-graphene”, which represents the graphene 
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portion that was covered by Ni bars for more than 24 h at room temperature 
which taken from another control sample where annealing was omitted, has a 
2D peak with smaller FWHM (45.13 cm-1) and much weaker D-band intensity 
compared to the “annealed Ni-graphene” sample. Figure 3.4.1(d) shows the D-
peak intensity counts summed over 3600 spectra for four different types of 
sample, which were extracted from a Raman mapping over an area of 10 × 10 
µm2 with ~167 nm step size. The average D-peak intensity of the “annealed Ni-
graphene” is more than 5 times stronger than that of the “Ni-graphene”. In brief, 
the results agree well with our hypothesis that the annealing treatment can 
intensely enhance the metal-graphene interaction, and is consistent with our 







Figure 3.4.1 Investigation of the annealing effect on Ni-contacted monolayer 
CVD graphene. (a) Schematic of the sample after annealing, showing several 
Ni bars deposited on the CVD graphene on a Si/SiO2 substrate. Inset: Optical 
image of a Ni bar (1 mm wide, 100 nm thick) after a 1 h of 300 ºC annealing. 
(b) Schematic of the sample after Ni removal by acid, showing the CVD 
graphene on a Si/SiO2 substrate with some residual nickel-carbon compound. 
Inset: Optical image of the marked region. (c) Raman spectra of the CVD 
graphene sample taken at different positions as indicated. (d) D-peak intensity 
counts summed over 3600 spectra for 4 different types of sample as indicated. 
As mentioned earlier, dissolution of carbon into Ni requires initiation sites 
such as defects or dangling bonds in graphene to occur. This gives rise to the 
question of whether a piece of defective graphene will dissolve completely with 
extended annealing duration at a moderate temperature (i.e., 300 ºC), which is 
frequently used for graphene devices. To close the gap in understanding, we 
investigate the impact of extended annealing on Ni-covered CVD-grown 
graphene, which contains some defects initially. Several Ni bars (1 mm wide, 
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p-doped silicon substrate with 285 nm of oxide thickness (purchased from 
Graphene Laboratories Inc.). This was followed by a 12 h anneal at 300 ºC. 
Subsequently, the sample was immersed into acid (concentrated HCl/HNO3 3:1) 
for not more than 5 min to remove the Ni film. Figure 3.4.2(a) shows the optical 
image of a 200 × 200 µm2 region of “annealed graphene”, which is the graphene 
portion that was not protected by Ni bars during the 12 h anneal. As can be seen, 
the graphene film is continuous with minor cracks. Figure 3.4.2(b) shows the 
optical image of a 200 × 200 µm2 region of “annealed Ni-graphene”, which is 
the graphene portion that was covered by Ni bars during the 12 h anneal. 
Similarly, the graphene film is still continuous with some cracks. The amount 
of visible cracks of the “annealed Ni-graphene” region appears to be comparable 
to the “annealed graphene” region. This signifies that not much carbon has been 
dissolved from graphene into Ni although the sample had been annealed for a 
long duration (12 h) at 300 ºC.  
We further examine both the “annealed graphene” and “annealed Ni-
graphene” regions using Raman analysis. We performed a Raman mapping over 
5 areas of 10 × 10 µm2 and Table 3.4.1 lists the average ID/IG of 18000 spectra 
for both the “annealed graphene” and “annealed Ni-graphene” regions. For 
comparison purposes, we prepared another sample following the same 
fabrication processes while a shorter annealing duration is used (1 h). As can be 
seen in Table 3.4.1, ID/IG for the sample with 12 h of annealing duration is 
comparable to that of 1 h. In short, these observations confirm that the carbon 
dissolution process at 300 ºC does not progress with long annealing duration, 





Figure 3.4.2 Optical images showing a piece of monolayer CVD-grown 
graphene on p-doped silicon substrates with 285 nm of oxide thickness after a 
12 h of 300 ºC anneal. (a) 200 × 200 µm2 area of “annealed graphene”, which 
is the graphene portion that was not covered by Ni during the 12 h anneal.  (b) 
200 × 200 µm2 area of “annealed Ni-graphene”, which is the graphene portion 
that was capped by Ni bars during the 12 h anneal.  
Table 3.4.1 Average ID/IG of 18000 spectra for each sample at different 
graphene regions. 
Annealing Duration  
of Sample 
Graphene Region 
1 h 12 h 
Annealed graphene (X) 0.095 ± 0.010 0.120 ± 0.008 
Annealed Ni-graphene 
(Y) 
0.190 ± 0.011 0.245 ± 0.013 
𝒀
𝑿
 2.000 ± 0.326 2.042 ± 0.245 
 
3.5 Impact of Annealing Duration on RC of Graphene Devices 
In order to attest the impact of annealing duration on RC of graphene devices, 
we fabricated 10 back-gated FETs on an exfoliated FLG with resist-patterned 
Ni-graphene contacts using the conventional EBL approach. For this series of 
devices, the channel length, channel width, contact length, and contact width 








were standardized to 2 µm. Four-probe measurement technique was used to 
extract the RC of each graphene device via equation (3.1). Electrical 
measurements were conducted in high vacuum at room temperature on this 
series of devices. The measured RC at a carrier density of 1.5×10
12 cm-2 is 
plotted in Figure 3.5.1 as a function of cumulative annealing duration. After the 
first electrical measurement, the devices were annealed in situ at 500 K for 2 h 
followed by a second electrical measurement. The electrical measurement and 
annealing processes were repeated on all devices up to 24 h of cumulative 
annealing duration. It was found that the measured RC of all devices dropped by 
~17 % after the first 2 h of annealing and shows insignificant changes thereafter. 
This result suggests that the annealing treatment improves the Ni-graphene 
contacts up to a certain extent only. As a result, a short annealing duration is 
sufficient to achieve similar contact enhancement. This is supported by some 
earlier works investigating the contact enhancement in graphene devices 
achieved through rapid thermal annealing.90, 127 
 
Figure 3.5.1 (a) Optical image showing a typical graphene transistor array with 
resist-patterned Ni-graphene contacts used for this study. (b)Measured RC of 10 
Ni-contacted graphene FETs at a carrier density of 1.5×1012 cm-2 as a function 
of the cumulative annealing duration. After the 1st electrical measurement, in 
situ 500 K anneal was performed on all devices for 2 h followed by the 2nd 
electrical measurement at room temperature. The room temperature electrical 
measurement and annealing processes were repeated on all devices up to 24 h 
of cumulative annealing duration. 




















In summary, annealing is a simple and straight-forward post-processing 
technique frequently used to improve metal-graphene contacts although the 
achievable RC remains far from satisfactory for graphene devices. Utilizing a 
soft shadow-mask, we have been able to fabricate residue-free metal-graphene 
contacts with the same dimensions as those of the lithography-defined metal-
graphene contacts. Similar contact enhancement was observed as a result of 
annealing for both residue-free and resist-patterned metal-graphene contacts 
ruling out the removal of resist residues upon annealing as the primary 
mechanism for enhanced metal-graphene contacts. Through a series of involved 
studies, we proved that the primary mechanism that leads to the contact 
enhancement after an annealing treatment is the dissolution of carbon from 
graphene into metal at the chemisorbed metal-graphene interfaces such as Ni- 
and Co-graphene interfaces, but not for Au-graphene interfaces that are 
physisorbed. The chemical reaction occurs at chemisorbed metal-graphene 
contacts results in the formation of strong covalent bonds between metal and 
graphene edges, and hence provides a consistent explanation for the contact 
enhancement that brought about by a simple annealing treatment. Limited by 
the presence of the dangling bonds and defects in graphene, extended annealing 
fails to progressively improve the RC in graphene devices to a significant extent. 
The understanding on how an annealing treatment improves the metal-graphene 
contacts presented in this work implies that maximizing end-contact geometry 
between metal and graphene is the main approach to further improving the RC 




Chapter 4 Low-Contact-Resistance Graphene Devices 
with Nickel-Etched-Graphene Contacts 
In this chapter, we present a facile technique that can significantly increase 
the amount of defect-free graphene edges exposed at the source/drain contacts. 
Utilizing a Ni-catalysed etching process, a vast amount of etched pits with well-
defined zigzag edges is created on the graphene basal plane. The etched pits are 
formed based on a Ni-catalysed gasification process: C (solid) + 2H2 (gas) → 
CH4 (gas). We propose the Ni-catalysed etching process as a contact treatment 
for graphene devices prior to electrode formation. Using this contact treatment, 
we measured the lowest contact resistance (11 Ω.μm) to date for graphene FETs. 
Importantly, the contact treatment is compatible with CMOS device fabrication 
processes and is promising for the development of CMOS-compatible sub-
nanometer graphene devices. 
4.1 Nickel-Catalysed Etching Contact Treatment 
The contact treatment consists of only two steps: metallization and 
annealing. First, a thin Ni film is deposited at the source/drain regions of 
graphene device followed by a thermal annealing in a hydrogen-rich 
environment. Figure 4.1.1 shows the fabrication process of a back-gated 
graphene FET with the integration of proposed contact treatment. Ni was 
selected as the electrode material for our graphene devices because it is one of 
the metals that has been theoretically predicted to form strong chemical bonds 
with graphene through orbital hybridization and, more importantly, Ni appears 
to provide the lowest RC to graphene with the smallest variation.
124, 136-138 In 
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addition, Ni is one of the CMOS-compatible materials. For instance, nickel 
silicide has been adopted as source/drain contacts in CMOS technology due to 
its low resistivity, high resistance to electromigration, and good process 
compatibility with Si (including capability to withstand high temperatures and 
oxidizing ambient).139, 140 
 
Figure 4.1.1 Schematics of the process showing the fabrication steps of a back-
gated graphene FET with nickel-etched-graphene contacts. (a) Exfoliated 
graphene on a p+ Si/SiO2 substrate is patterned into a strip using EBL and 
oxygen plasma etching. (b) Thin Ni films are deposited at the source/drain 
regions. (c) After annealing in hydrogen, multiple pits enclosed by zigzag 
graphene edges formed within the source/drain regions. (d) Thick Ni 
metallization deposited as electrical contacts to the graphene device forming Ni-
etched-graphene contacts. 
4.1.1 Fabrication of Contact-Treated Graphene FETs 
To demonstrate the contact treatment process, graphene flakes were first 
exfoliated on an oxidized degenerately p-doped silicon substrate with 285 nm 
thick SiO2. The sample was then spin-coated with a 200 nm thick layer of 
PMMA 950 A4 (Microchem Inc.) and baked at 120 ºC in an oven for 15 min. 
Each graphene flake was then delineated into a 2 µm wide ribbon using EBL 
followed by oxygen plasma etching (20 W RF power, 80 V substrate bias, for 
30 seconds). Subsequently, the sample was soaked in warm acetone (60 ºC) for 
83 
 
more than 12 h to remove the PMMA layer. After that, a thin film (equivalent 
thickness of 2 nm) of Ni was deposited at the source/drain contact regions via 
thermal evaporation at a rate of 0.1 nm per second with the channel region 
covered by a PMMA layer. It was followed by a 12 h lift-off process in warm 
acetone. The preceding step was exempted for reference FETs (no contact 
treatment) fabricated on the same graphene flake. Next, the prepared sample 
was annealed at 580 ºC for 30 min using the experimental setup shown in Figure 
4.1.2. During annealing, the chamber was filled with a 1:2 mixture of H2 and Ar 
at a total gas flow rate of 200 sccm at a pressure of 20 Torr. Finally, the 
source/drain contacts on graphene were delineated and metallized with 100 nm 
of Ni, without further annealing prior to measurement. For all graphene devices 
in this work, the dimensions were kept constant. Specifically, the graphene 
channel width, channel length, contact width and contact length are 2 µm 
(Figure 4.1.3).  
For this study, an annealing temperature of 580 ºC was chosen as it is the 
lowest measurable value by an infrared pyrometer. In fact, Ni has previously 
been shown to etch graphite surfaces at 550 ºC.141 In Figure 4.1.4, we compare 
the phenomena observed for samples (2 nm thick of Ni on FLG) annealed at 
three different temperatures (i.e., 390 ºC, 580 ºC, and 1020 ºC) in the same 
hydrogen environment. As can be seen, a 390 ºC anneal is insufficient to 
facilitate segregation of Ni film into nanoparticles, while temperatures higher 
than 1000 ºC should be avoided as it manifests the occurrence of nanoparticle 
etching,142 which cut swathes across the graphene. Note that the temperature of 
390 ºC in this study is projected from a current-temperature curve fit, instead of 
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being measured using any instrument, as it is beyond the detection limit of an 
infrared pyrometer. 
 
Figure 4.1.2 (a) Image of our home-built high vacuum system used for the 






Figure 4.1.3 SEM images of the graphene devices used in this study. (a) A 
typical four-point contacted untreated device. Scale bar: 5 µm. (b) A typical 
contact-treated device. Wch represents the channel width, Lch represents the 
channel length, W represents the contact width, and L represents the contact 
length. Scale bar: 2 µm. 
 
Figure 4.1.4 SEM images of three FLG samples covered by Ni film (2 nm thick) 
annealed in the same hydrogen environment, but at different temperatures as 
indicated. Scale bars: 1 µm. 
4.1.2 Mechanism of Pit Formation in Graphene 
The contact treatment process was repeated with a 10 nm film of Ni on 
graphene and 580 ºC annealing in high vacuum (10-6 mbar) to confirm the 
proposed Ni-catalysed etching mechanism. As can be seen in Figure 4.1.5, the 
Ni particles formed on FLG surface are around 500 nm in size, which is similar 
to the situation observed in Figure 4.5.1(c). However, no pit is formed on the 
graphene surface in this case (hydrogen is absent during the annealing process). 
This result confirms that the pits formed in the graphene are based on the 










(a) 390 °C (b) 580 °C (c) 1020 °C
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catalytic gasiﬁcation process of carbon in a hydrogen atmosphere forming 
methane as follows: C (solid) + 2H2 (gas) → CH4 (gas). 
 
Figure 4.1.5 SEM characterization of graphene surface after contact treatment 
in vacuum. (a) Typical 45º tilted SEM image of a few-layer graphene surface 
using 10 nm of Ni film. Scale bar: 1 µm. (d) Typical 45º tilted higher 
magnification SEM image showing Ni particles on FLG without any etching 
phenomenon observed. Scale bar: 500 nm. 
4.2 Enhancement of RC in Contact-Treated Graphene FETs 
We have been able to observe at least ten times improvement in RC for our 
treated SLG device compared against the lowest RC reported previously for a 
Ni-SLG device.124 For the current study, four-point probe measurement 
technique was used to extract RC of each graphene device via equation (3.1). 
Figure 4.2.1(a) shows a typical example of a graphene transistor array, which 
contains a number of graphene transistors with and without Ni-catalysed etching 
contact treatment. For the untreated devices presented in Figure 4.2.1(a), no Ni 
film was deposited before the annealing step and hence the graphene portion 
remains intact. The dimensions of all graphene devices made were kept 
constant. The graphene channel width, channel length, contact width and 
contact length for all devices are 2 µm. Electrical measurements on all devices 






gate grounded. For this series of devices, the Dirac voltage falls in the range of 
VDirac = (20 ± 5) V. 
 
Figure 4.2.1 Contact resistance comparison for graphene devices with and 
without contact treatment. (a) An array of graphene transistors fabricated with 
the proposed process flow. Scale bar: 20 µm. (b) Contact resistance distribution 
of nickel-contacted graphene devices. The RC values reported by Nagashio
124 
and Venugopal137 for nickel-contacted exfoliated-graphene devices are included 
for comparison. 
The measured RC of more than 40 Ni-contacted graphene devices is plotted 
in Figure 4.2.1(b). For all devices with the proposed contact treatment (1-5 
graphene layers), the average RC is 89 ± 33 Ω.µm, which is less than 10% of the 
devices’ channel resistance. On the other hand, the average RC for all of our 
untreated Ni-contacted devices (1-5 graphene layers) is 365 ± 244 Ω.µm, which 
is about 4 times higher than the average RC of devices with contact treatment. 
For comparison purposes, the RC values reported by others
136, 137 for untreated 
Ni-contacted exfoliated-graphene devices are also included in Figure 4.2.1(b). 
It is worth noting that the RC of our graphene devices with contact treatment is 
about an order of magnitude lower than the RC values reported by others
136, 137 
when Ni is used as electrode metallization. Furthermore, the RC of our contact-
treated graphene devices is not only considerably lower, but also shows a 
narrower distribution compared to that of untreated devices. The lowest RC is 
(a) (b)
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11 Ω.µm from a contact-treated bilayer graphene device, which represents ~27 
times improvement compared to the average RC of our untreated graphene 
devices. Remarkably, the smallest RC of our contact-treated SLG devices is 100 
Ω.µm which, to the best of our knowledge, is still at this juncture the lowest 
reported value for devices based on exfoliated SLG. 
4.3 Mobility Enhancement in Contact-Treated Graphene FETs 
The impact of contact treatment on the field-effect mobility was investigated 
using back-gate measurements. Figure 4.3.1(a) shows the ID–VG of three 
contact-treated graphene FETs. Each FET is two-point connected and fabricated 
via the same processes mentioned in Section 4.1.1. All graphene FETs were 
placed in a high vacuum chamber and electrically annealed at 200 ºC for 10 h 
prior to back-gate measurements. The electrical measurements were carried out 
at room temperature in vacuum. The peak field-effect mobility was calculated 
via equation (4.1): 









   (4.1) 
where L and W represent channel length and width, respectively, Cg represents 
the gate capacitance (which is 1.21 × 10-8 F/cm2 for 285 nm thick SiO2), ID is 
the drain current, VDS is the source-drain voltage and VG represents the gate 
voltage. For the typical contact-treated bilayer graphene FET in Figure 4.3.1(a), 
the electron mobility is 3916 cm2/V-s at a carrier density of 1.4×1012 cm-2, which 
is 48% better than a previously reported value for an exfoliated bilayer graphene 
FET at similar carrier density.143 For fair comparison, we then fabricated two 
different types of graphene transistors: contact-treated and untreated. Both 
graphene devices were made from the same graphene sheet, which has been 
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identified to be a 3-layer graphene and their transfer characteristics are plotted 
in Figure 4.3.1(b). The hole and electron mobilities for the contact-treated 
graphene transistor are 3583 cm2/V-s when n = 1.6×1012 cm-2  and 1336 cm2/V-
s when n = 1.5×1012 cm-2, while for the untreated graphene transistor, the hole 
and electron mobilities are 2660 cm2/V-s when n = 1.6×1012 cm-2 and 888 
cm2/V-s when n = 1.5×1012 cm-2, respectively. The effective hole and electron 
mobilities show 1.3 and 1.5 times improvement, respectively, as a result of 
reduced RC. 
 
Figure 4.3.1 Back-gate measurement results on graphene devices with and 
without contact treatment. (a) Transfer characteristics of three contact-treated 
graphene FETs with different number of graphene layers. (b) Both contact-
treated and untreated graphene FETs were fabricated from the same 3-layer 
graphene sheet for fair comparison.  
4.4 Raman Studies on Treated Graphene 
We performed Raman analysis to study the contact-treated graphene surface 
and edges. A bilayer graphene (BLG) was first patterned into a ribbon using 
oxygen plasma. Portions of the ribbon were deposited with 2 nm of Ni thin film 
(Figure 4.4.1(a)), and the sample underwent annealing in hydrogen following 
the contact treatment recipe. Raman spectra were obtained at the treated and 
untreated portions of the graphene ribbon as shown in Figure 4.4.1(b). Both 
 




















































treated and untreated portions of graphene have similar Raman spectra and no 
obvious signal attributable to structural disorders indicating that the proposed 
treatment does not induce observable defects on the graphene surface. 
Furthermore, Raman spectra at the treated and untreated graphene edges were 
also acquired at positions indicated in Figure 4.4.1(c). According to Figure 
4.4.1(d), the treated plasma-etched edge has smaller ID/IG and narrower 2D peak 
(38.96 cm-1) when compared to the untreated plasma-etched edge (45.29 cm-1). 
This implies that the treated plasma-etched edge has lower defect density and 
better atomic crystallinity compared to the untreated plasma-etched edge. 
Figure 4.4.1(e) and (f) shows the Raman maps of the intensity of the G-band 
and the D-band, respectively, of the graphene strip. The mapping was performed 
using a WITec CRM200 Raman system with 532 nm (2.33 eV) excitation with 
dwell time of 2 seconds and step size of 100 nm. The laser power at the sample 
was set smaller than 0.1 mW to avoid laser-induced heating.67 The G-band map 
in Figure 4.4.1(e) shows a graphene ribbon structure with uniform intensity. On 
the other hand, the intensity map of the D-band in Figure 4.4.1(f) indicates there 
are structural defects along the edges of the graphene ribbon. This is not 
surprising as the graphene ribbon was defined by oxygen plasma initially, which 
is known to create structural disorders. Remarkably, intensity of the D-band of 
treated plasma-etched edges is significantly lower than that of the untreated 
plasma-etched edges. This is mainly due to the portions of plasma-etched edges 
having been removed by the Ni-catalysed etching process, leaving zigzag edges. 
Unfortunately, not all disordered structures are etched away as the deposited Ni 
film is thin, as a result of which it segregates into small particles before the 
temperature ramps up to the point at which etching initiates. In short, the Raman 
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analysis results corroborate our hypothesis that the proposed contact treatment 
leaves zigzag edges with low defect density. 
We further note that a high vacuum system is required for the hydrogen 
annealing process (Figure 4.1.2). To ensure the formation of zigzag-terminated 
nano-pits in graphene, the high vacuum chamber was first evacuated to a base 
pressure of 4 × 10-7 mbar prior to filling with hydrogen for the annealing 
process. In the event where the chamber’s base pressure is about 9 × 10-3 mbar, 
we observe similar nano-pits being formed in the treated graphene but obvious 
D-band Raman signals were detected throughout the treated graphene surface 
as shown in Figure 4.4.2. This could be due to the presence of unintended gas 





Figure 4.4.1 Verification of zigzag graphene edges through Raman analysis. (a, 
c) Optical image of a graphene ribbon defined by oxygen plasma and then 
partially treated with Ni-catalysed etching. Scale bar: 10 µm. Inset: Schematic 
of the indicated position. (b) Raman spectrum taken at the positions indicated 
in a. (c) Optical image of a graphene ribbon defined by oxygen plasma and then 
partially treated with etching. Scale bar: 10 µm. Inset: Schematic of a graphene 
ribbon with the difference along edges labeled. (d) Raman spectrum taken at the 
positions indicated in (c). (e) Raman maps showing the intensity of G-band, and 
(f) D-band of the particular portion of the graphene ribbon as indicated by the 



























































































Figure 4.4.2 Raman spectra of treated bilayer-graphene surface with different 
chamber base pressure as indicated. 
4.5 SEM, AFM, and TEM Studies on Treated Graphene 
 We conducted a series of studies to elucidate the morphology after the Ni-
catalysed etching contact treatment. As discussed earlier, the contact treatment 
involves deposition of thin Ni film on top of graphene surface followed by 
annealing in a hydrogen-rich environment. The thin Ni film is expected to 
segregate into small nanoparticles upon annealing and each nanoparticle etches 
the graphene surface in the presence of hydrogen. The etching process will 
progress gradually until the Ni front detaches from the graphene edges and 
finally the Ni balls up leaving behind either a triangular or hexagonal etched pit 
around it. Figure 4.5.1(a) shows a typical SEM image of a FLG after the 
treatment where an etch pit could be partially observed under each Ni 
nanoparticle. As SEM imaging of the graphene in the presence of obfuscating 
Ni nanoparticles is not particularly obvious, we removed the Ni nanoparticles 


































with acid (by immersion in HNO3 for 10 min) and then characterized the 
graphene using AFM. Figure 4.5.1(b) shows a typical AFM image of a treated 
BLG. Multiple etched pits are observed on the graphene surface and we see 
evidence of many being triangular in shape, although the surface roughness at 
this scale makes it difficult to distinguish clearly. In addition, the size of 
different etched pits varies from 7 nm to 27 nm, with an average of 12 nm. This 
is due to the tendency of Ni thin film to separate into isles of different sizes as 
can be seen in Figure 4.5.1(a). Larger Ni isles etch further before they ball up 
and such variations result in etched pits of different sizes. The inset at the bottom 
of Figure 4.5.1(b) shows the height profile of the marked region while the inset 
at the top is an enlarged view of a typical triangular pit. By comparing lower 
magnification SEM images (Figure 4.5.1(c-d)), we found that the distribution 
of etched pits formed in the graphene varies from one to another. This could 






Figure 4.5.1 SEM and AFM characterization of graphene surface after contact 
treatment. (a) Typical 60º tilted SEM image of etched few-layer graphene 
showing balled-up Ni sitting in the middle of each etched pit. Arrows indicates 
some etched pits that can be partially seen. Scale bar: 100 nm. (b) Typical AFM 
image of a bilayer graphene after removal of Ni balls. Scale bar: 100 nm. Insets: 
A typical triangular etched pit (top) and height profile along the dotted line 
(bottom). (c-d) Typical 45° tilted lower magnification SEM images of two 































The size range of etched pits with zigzag edges can be further reduced and it 
depends on the thickness of the Ni film deposited prior to the annealing process. 
Thinner Ni films will give rise to smaller but higher density of etched pits in the 
graphene surface, and conversely, thicker Ni films give rise to larger and lower 
density of etched pits in graphene. For the purpose of illustration, we repeated 
the contact treatment process with 10 nm thick Ni films, which is 5 times thicker 
than what was presented above. As can be seen in Figure 4.5.2(a), the etched 
pits are around 500 nm in size, which is much larger and can be easily observed 
in the SEM. As expected, the etched pits are either hexagonal or triangular in 
shape. Figure 4.5.2(b) shows two typical large hexagonal etched pits formed on 
FLG. One of the etched pits shown still has the Ni adhering to the graphene 
edges being etched, while another etched pit has a Ni particle in the middle 
demonstrating the case of the terminal phase of etching. 
 
Figure 4.5.2 (a) Typical 45º tilted SEM image of etched FLG surface using 
thicker Ni film, resulting in larger and more visible etched pits. (b) Typical SEM 
















Furthermore, we observed the alignment of etched graphene edges with the 
Ni lattice in a TEM. Figure 4.5.3(a) shows the TEM image of a treated FLG 
comprising different number of graphene layers. Consistent with the SEM 
observations, the Ni film mainly segregates into nanoparticles on the graphene 
surface. Along edges of the uppermost graphene layer, we observe Ni particles 
having etched in from the step (inset of Figure 4.5.3(a)) while still being 
attached to the edge. Nano-beam electron diffraction patterns of a graphene 
region (position A labeled in Figure 4.5.3(a)) and a Ni nanoparticle (position B 
labeled in Figure 4.5.3(a)) are presented in Figure 4.5.3 (b) and (c), respectively. 
These patterns are typical, as we observe them from different regions of 
graphene and different Ni nanoparticles. Both treated graphene surface and Ni 
nanoparticles have similar crystalline hexagonal symmetry diffraction patterns 
indicating an epitaxial alignment of Ni (111) with graphene. The diffraction 
patterns also confirm that the treated graphene and Ni particle are both single-
crystalline with a lattice spacing of 0.244 nm and 0.246 nm, respectively. Figure 
4.5.3(d) shows a high resolution TEM image of the dotted square region 
indicated in Figure 4.5.3(a). Similar lattice fringes can be observed at both 
treated graphene surface and Ni nanoparticle, which is due to the similar lattice 
spacing of Ni and graphene (<1% difference) that allows commensurate 





Figure 4.5.3 TEM characterization of graphene surface after contact treatment. 
(a) A TEM image of treated graphene surface. Scale bar: 500 nm. The inset 
shows a Ni particle residing in the graphene edges. (b) Hexagonal electron 
diffraction pattern of graphene region (position A indicated in (a)). Scale bar: 
51 nm-1. (c) Hexagonal electron diffraction pattern of a Ni particle (position B 
indicated in (a)). Scale bar: 51 nm-1. (d) The high resolution TEM image of the 
region contained within the dotted square indicated in (a). Similar lattice fringes 














4.6 Impact of Progressive Etching on the RC of Graphene FETs 
In conjunction with the Ni-catalysed progressive etching mechanism, the 
total perimeter of graphene edges created is foreseen to evolve with the duration 
of etching. We note that the amount of zigzag graphene edges generated at the 
source/drain contact regions has great impact on the amount of end-contacts 
created in a planar graphene device, which could dramatically affect the RC of 
graphene devices. Nevertheless, the total perimeter of etched graphene edges is 
unlikely to increase progressively with the etching duration, but saturates once 
the etching stops at the point where the Ni detaches from graphene edges and 
eventually balls up due to surface tension (Figure 4.6.1). 
To examine the impact of progressive etching mechanism on the RC of 
graphene devices, we fabricated 12 back-gated graphene FETs using the same 
fabrication processes as illustrated in Figure 4.1.1, except that the contact 
treatment duration was varied between devices. Figure 4.6.2 shows the contact 
treatment duration dependence of RC in graphene FETs. In particular, the RC 
decreases from 570 Ω.µm to about 80 Ω.µm as the contact treatment duration 
increases from 2 to 10 min and no further reduction is observed beyond 10 min 
of contact treatment, which corroborates our hypothesis. 
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Figure 4.6.2 Measured contact resistance of contact-treated graphene transistors 
as a function of the Ni-mediated etching contact treatment duration. 
4.7 Post-Annealing Effect on Contact-Treated Graphene FETs 
Our contact treatment yields defect-free zigzag graphene edges that are able 
to form strong covalent bonds with the subsequent Ni metallization upon the 
deposition of metal film. In contrast, the contact area patterning technique 
presented earlier by Smith et al.99 yields defective graphene edges at the 
source/drain regions prior to metallization and 15 h of vacuum post-annealing 
process was found to be necessary to allow contact enhancement in graphene 
devices. In order to assess the impact of post-annealing process on our contact-
treated graphene devices, we annealed a few contact-treated devices in forming 
gas at 300 ºC for 1 h following the first electrical measurement and then repeated 
the electrical measurement. The extracted RC values prior to and following the 
post-annealing process are plotted in Figure 4.7.1. Apparently, our contact-
treated graphene FETs shows minimal contact enhancement following the post-
annealing process. From a process point of view, this reduces not only one 
process step but also the thermal budget. 































Figure 4.7.1 Measured contact resistance of contact-treated graphene FETs 
prior to and following a post-annealing treatment. 
In summary, we have developed a facile technique to improve the metal-
graphene contacts through creation of multiple end-contacted graphene edges 
that are covalently bonded to Ni atoms. Four-point contacted graphene FETs 
with Ni-etched-graphene contacts were fabricated and tested under ambient 
conditions. The contact-treated graphene FETs exhibit RC as low as 11 Ω.µm, 
with an average of 89 ± 33 Ω.µm. The morphology and chirality of the etched 
edges have been carefully examined using AFM, SEM, TEM, and Raman 
spectroscopy. The findings prove that the proposed Ni-catalysed etching contact 
treatment is able to generate zigzag-terminated nanopits in graphene at the 
source/drain contact regions and thus facilitates the formation of strong covalent 
bonding between Ni and graphene. Last but not least, the contact treatment can 
straightforwardly be inserted into a CMOS process flow for future integrated 
circuits adopting graphene as an alternative channel material. 























Chapter 5 Low Resistance Metal Contacts to MoS2 
Devices with Nickel-Etched-Graphene Electrodes  
In this chapter, we demonstrate that the resistance of metal contacts to 
semiconducting-phase MoS2 can be as good as that of metallic-phase MoS2 by 
intercalating a layer of treated-graphene between the metal and MoS2. To form 
clean graphene-MoS2 interfaces, a polymer-assisted dry transfer method is 
adopted to place a flake of BLG on top of the MoS2. Note that the bottom side 
of the exfoliated graphene flake is clean as it has never been exposed to any 
polymer or solvent, which facilitates the formation of direct bonding between 
the graphene and MoS2 crystal lattice through van der Waals force. On the other 
hand, the Ni-catalysed etching contact treatment presented in Chapter 4 is 
adopted to minimize the resistance at metal-graphene interface.102 Our MoS2 
FETs with Ni-graphene electrodes exhibit not only about two orders of 
magnitude improvement in RC and three-fold enhancement in effective 
mobility, but also performance enhancement in terms of ION/IOFF and SS. 
5.1 Fabrication of MoS2 FETs with Nickel-Etched-Graphene 
Electrodes  
MoS2 and graphene flakes were first exfoliated on separate oxidized 
degenerately p-doped silicon substrate with 285 nm thick SiO2 as illustrated by 
Figure 5.1.3(a). Note that only MoS2 strips with uniform thickness (16 nm thick) 
and width (~2 µm) were chosen for this study. Furthermore, all graphene flakes 
discussed in this chapter are 2-layer thick as identified using Raman 
spectroscopy, unless otherwise specified. Ni-catalysed etching treatment was 
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then performed on the exfoliated graphene.102 In particular, a Ni thin film with 
an equivalent thickness of 2 nm was thermally evaporated on the exfoliated 
graphene, followed by a 580 ºC anneal for 10 min in a hydrogen-rich 
environment (see Section 4.1.1 for more details). This treatment creates 
multiple nanopits in graphene with well-defined zigzag edges through a Ni-
catalysed gasification process: C (solid) + 2H2 (gas) -> CH4 (gas). 
Subsequently, all Ni nanoparticles were removed using acid (by dipping into 
HNO3 for 10 min).  
Figure 5.1.1(a-b) show the optical images of a typical BLG prior to and 
following the Ni-catalysed etching treatment. No visible changes in the BLG 
can be detected under optical microscope prior to and following the treatment, 
although the treated BLG is supposed to contain a significant amount of etched 
pits as discussed in Chapter 4. We attribute this to the resolution limit of an 
optical microscope. Through SEM and AFM characterizations, we found that 
the size of etched pits that formed in the graphene ranges from 7 to 27 nm 
(Figure 5.1.2), which is far beyond the optical resolution limit. Subsequently, 
we conducted Raman analysis on the treated BLG. In Figure 5.1.1(c), we 
compare the Raman spectrum of a BLG when it was freshly-exfoliated and 
following the Ni-catalysed etching treatment. As expected, the treated BLG 
show no D-band signal at ~1350 cm-1, in other words, it contains no defects. 
Nevertheless, we found that the FWHM of 2D-band signal of the typical BLG 
changes from 50.9 cm-1 to 39.1 cm-1 upon the Ni-catalysed etching treatment. 
Consequently, in Figure 5.1.1(d), we compare and analyse 1600 Raman spectra 
of the typical BLG when it was freshly-exfoliated and following the Ni-
catalysed etching treatment. We found that the average FWHM of 2D-band 
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signal of the typical BLG is 51.2 ± 1.2 cm-1 when it was freshly-exfoliated, 
while 37.5 ± 3.4 cm-1 following the Ni-catalysed etching treatment. As 
mentioned in Chapter 2, the FWHM of 2D-band signal provides clear indication 
on the number of graphene layers. Referring to Table 2.3.1, the former results 
confirm that the sample is indeed a BLG, while the latter results sit in between 
the range of SLG (27.5 ± 3.8 cm-1) and BLG (51.7 ± 1.7 cm-1). Furthermore, 
using tapping mode AFM, we measured that the average depth of etched pits is 
0.52 ± 0.13 nm (Figure 5.1.2(b)), while the thickness of the BLG film is about 
1.2 nm. Hence, we believe that the etched pits are mostly formed in the 
uppermost graphene layer only while the bottom layer of the BLG remains as a 
perfect sp2-hybridized carbon layer, which then prevents the direct interaction 






Figure 5.1.1 Optical image of a bilayer graphene (a) when it was freshly-
exfoliated and (b) after the Ni-catalysed etching treatment. Scale bars: 50 µm. 
(c) Raman spectrum of the bilayer graphene prior to and following the 
treatment. (d) The average FWHM of the 2D-band signal of 1600 spectra of the 
BLG prior to and following the treatment. 
  
Figure 5.1.2 (a) Typical 60° tilted SEM image of an etched bilayer graphene 
showing Ni particles sitting in the middle of each etched pit, which can be 
partially seen. (b) Typical AFM image of a bilayer graphene after removal of 
the Ni particles. Inset: Height profile along the dotted line. 
As-exfoliated BLG Treated BLG
(a) (b)






















































































To proceed with the fabrication of MoS2 FETs with Ni-etched-graphene 
electrodes, the dry transfer technique developed in Chapter 3 is used to layer the 
treated graphene on top of the MoS2 strip. A layer of PMMA (600 nm thick) was 
first spin-coated on the graphene sample followed by 120°C baking in an oven 
for 10 min. Subsequently, the PMMA film with the graphene was peeled off 
from the substrate using Scotch tape (see Section 3.1 for more details) and 
transferred onto the targeted substrate with the freshly-exfoliated MoS2 strip 
(Figure 5.1.3(b)). Next, source/drain contacts were delineated using EBL 
followed by Ni (60 nm thick) electrodes formation (Figure 5.1.3(c)). At last, a 
light oxygen plasma process (10 W RF power, 30 V substrate bias, for 30 
seconds) is adopted to completely remove the exposed graphene with the use of 
Ni electrodes as self-aligned hard masks.  
A typical example of MoS2 FETs array prior to and following the oxygen 
plasma process is shown in Figure 5.1.4. As can be seen in Figure 5.1.4(b), the 
light plasma process is able to remove all exposed graphene and only the MoS2 
strip was left as the effective channel for MoS2 FETs with Ni-treated-graphene 
electrodes. Moreover, the unprotected MoS2 strip shows no visible damage 
under an optical microscope. Indeed, we observe similar ID-VD characteristics 
for MoS2 FETs with pure Ni electrodes, prior to and following the light oxygen 
plasma process as shown in Figure 5.1.5. Electrical measurements on all devices 
were conducted at room temperature in a high vacuum chamber (10-6 mbar) to 
avoid unnecessary interaction with moisture in ambient,145 and no annealing 





Figure 5.1.3 Schematics of the process showing the fabrication steps of a back-
gated MoS2 FET with Ni-etched-graphene sandwiched at metal-MoS2 contacts. 
(a) Exfoliated graphene on a p+ Si/SiO2 substrate was first treated with Ni-
mediated etching process to create large amount of zigzag edges102 on the 
graphene surface while pristine MoS2 strip was exfoliated on another p
+ Si/SiO2 
substrate. (b) The treated graphene was peeled-off from the substrate using 
“Scotch-tape” technique and transferred onto another substrate with freshly-
exfoliated MoS2 strip on it. For comparison purposes, the treated graphene was 
aligned to cover half of the MoS2 strip. (c) Ni metallization deposited as 
electrical contacts to the MoS2 device forming both Ni-MoS2 and Ni-treated-
graphene-MoS2 contacts. (d) Exposed graphene was etched completely by 
utilizing the Ni electrodes as self-aligned hard mask in combination with a light 
oxygen plasma process. 
 
Figure 5.1.4 Optical images showing a MoS2 field-effect transistors array 
consisting of 5 Ni-contacted devices and 6 Ni-treated-graphene-contacted 
devices with channel lengths varying from 0.5 to 3 µm, in steps of 0.5 µm prior 














































Figure 5.1.5 ID-VD characteristics of a typical Ni-contacted MoS2 device shows 
negligible changes prior to and following the light oxygen plasma process. 
5.2 Enhancement of RC in MoS2 FETs 
For comparison purposes, we fabricated on the same MoS2 strip exfoliated 
from molybdenite crystal (SPI supplies®) an array of MoS2 back-gated FETs 
consisting of both Ni-MoS2 and Ni-treated-graphene-MoS2 contacts, followed 
by extraction of RC using the TLM method. An array of two-terminal devices 
with Ni-MoS2 contacts and a corresponding adjacent array of two-terminal 
devices with Ni-treated-BLG-MoS2 contacts were fabricated on the same MoS2 
flake with 2 μm width and channel lengths varying from 0.5 to 3 μm, in steps 
of 0.5 µm as shown in Figure 5.1.4(b). The two-terminal resistance of each 
device was measured as a function of back-gate voltage, VG. Then, the data was 
fitted using equation (5.1): 
W
L
RRR SC  2  (5.1) 







Lch = 500 nm 
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where R is the two-terminal resistance of each device being measured, RC is the 
contact resistance of each contact, RS is the sheet resistance, and L and W 
represent channel length and width, respectively. 
 
Figure 5.2.1 Contact resistance comparison for MoS2 devices fabricated with 
four different types of contacts: Ni-MoS2, Ni-single-layer-graphene-MoS2, Ni-
bilayer-graphene-MoS2 and Ni-treated-bilayer-graphene-MoS2 contacts. 
The extracted RC as a function of carrier density, n is plotted in Figure 5.2.1, 
with error bars that represent uncertainty in the fitting, where n = Cg×(Vg – Vth) 
and Cg represents the gate capacitance (≈1.21×10-8 F/cm2 for FETs with a 285 
nm of SiO2 dielectric). The RC of all MoS2 FETs in this study exhibits clear 
gate-voltage dependence. This trend corroborates other findings reported in the 
literature,105, 146 where the MoS2 is electrically doped under high gate bias, 
resulting in smaller effective SBH, and hence the RC reduces with back-gate 
bias. As can be seen in Figure 5.2.1, the fitted RC for devices with Ni-treated-








































BLG-MoS2 contacts was found to be 260 ± 60 Ω.µm and 460 ± 110 Ω.µm at a 
carrier density of 4.9×1012 cm-2 and 1.1×1012 cm-2, respectively, which is within 
15% of the MoS2 FETs’ on-resistance and approaches the RC required for 
current state-of-the-art silicon MOSFETs.2 On the other hand, the fitted RC for 
Ni-contacted MoS2 FETs without any contact interlayer is 9600 ± 2100 Ω.µm 
and 36600 ± 7800 Ω.µm at a carrier density of 4.9×1012 cm-2 and 1.1×1012 cm-
2, respectively, which is about 37 and 80 times higher than the fitted RC of FETs 
with Ni-treated-BLG-MoS2 contacts, respectively. It is worth noting that these 
two sets of FETs were fabricated on the same MoS2 strip.  
Furthermore, FETs with Ni-SLG-MoS2 contacts were fabricated on another 
MoS2 strip of a similar thickness and the fitted RC is also plotted in Figure 5.2.1. 
The RC of FETs with Ni-SLG-MoS2 contacts is 830 ± 180 Ω.µm and 1800 ± 
440 Ω.µm at a carrier density of 4.9×1012 cm-2 and 1.1×1012 cm-2, respectively, 
which represents 12 and 20 times improvement, respectively, compared to that 
of pure Ni contacts to MoS2. In addition, with an untreated BLG as the contact 
interlayer, the extracted RC of 810 ± 160 Ω.µm and 1310 ± 410 Ω.µm at a carrier 
density of 4.9×1012 cm-2 and 1.1×1012 cm-2, respectively, is similar to that of Ni-
SLG-MoS2 contacts (Figure 5.2.1). Yet, these RC values are consistently three 
times larger than those of Ni-treated-BLG-MoS2 contacts regardless of back-
gate biases. This additional contact enhancement with the use of treated BLG 
as the contact interlayer, compared to both untreated SLG and BLG, can be 
attributed to the much smaller resistance at the Ni-graphene interface as 




Figure 5.2.2 Cross-section schematic view of back-gated MoS2 field-effect 
transistors and resistor network models at the metal-MoS2 contacts with bilayer 
graphene (a) and treated bilayer graphene (b) as a sandwich layer, where Rside is 
resistance across the side-contacted metal-graphene contacts, Rinterlayer is the 
tunneling resistance between graphene layers, RG/MoS2 is the resistance between 
graphene and MoS2 interface, Redge is the resistance of the edge-contacted metal-
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As discussed earlier in Chapter 4, the Ni-catalysed etching contact treatment 
creates multiple zigzag-terminated nano-pits in graphene, and importantly, 
these zigzag graphene edges directly bond to the subsequent Ni metallization in 
end-contacted geometry,102 instead of the side-contacted geometry (see Figure 
2.5.3 for illustrations). Consequently, the resultant interface resistance across 
the metal-graphene contacts is much smaller (Redge << Rsurface) as has been 
theoretically predicted98 and experimentally demonstrated.85, 130 Furthermore, 
due to weak van der Waals bonds, the tunneling resistance between graphene 
layers in BLG is known to be much larger compared to that of end-contacted 
metal-graphene contacts (Redge << Rinterlayer).
147 Therefore, graphite (>2 layers of 
graphene) should be avoided to minimize the contribution of tunneling 
resistance between graphene layers. For comparison purposes, several MoS2 
FETs were fabricated with Ni-graphite electrodes (Figure 5.2.3) and Table 5.2.1 
lists the average RC of MoS2 FETs fabricated using six different types of 
electrodes. As can be seen, the average RC of MoS2 FETs with Ni-graphite 
electrodes is only about 30% smaller than that of Ni electrodes. Apart from that, 
we also found that the use of treated SLG as the contact interlayer exhibits 
inferior contact performance compared to that of untreated SLG (Table 5.2.1), 
which can be attributed to the perforated treated-SLG contact interlayer that is 
unable to protect MoS2 atoms from interacting with Ni atoms directly. To sum 
up, the results show that insertion of graphene as a contact interlayer by itself 
already enhances the carrier injection at the metal-MoS2 contacts, and the 
integration of Ni-catalysed etching treatment further boosts the carrier injection 
at the metal-MoS2 contacts.  
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Remarkably, the smallest RC of our MoS2 FETs with Ni-treated-BLG 
electrodes is 200 Ω.µm at a carrier density of 4.9×1012 cm-2 which, to the best 
of our knowledge, is still the lowest reported value for contacts formed on 
semiconducting MoS2 at this juncture. 
 
Figure 5.2.3 Optical images of two MoS2 strips when they were (a) freshly-
exfoliated and (b) partially-covered by 10-layer-graphene or graphite. (c) MoS2 
FETs fabricated on the two MoS2 strips with both Ni and Ni-graphite electrodes. 
 
Table 5.2.1 The average RC of MoS2 devices fabricated using six types of 
contact structures: Ni-MoS2, Ni-single-layer-graphene(SLG)-MoS2, Ni-bi-
layer-graphene(BLG)-MoS2, Ni-treated-SLG-MoS2, Ni-treated-BLG-MoS2 
contacts, and Ni-graphite-MoS2 on exfoliated MoS2 of similar thickness (16 
nm). 
Types of electrodes Number of samples RC when n ~ 4.9×1012 cm-2 
Ni-MoS2 5 11000 ± 3000 Ω.µm 
Ni-SLG-MoS2 2 830 ± 180 Ω.µm 
Ni-BLG-MoS2 3 810 ± 160 Ω.µm 
Ni-treated-SLG-MoS2 2 1590 ± 1080 Ω.µm 
Ni-treated-BLG-MoS2 5 300 ± 100 Ω.µm 










5.3 Mobility Enhancement in MoS2 FETs 
We now compare the ID-VD and ID-VG characteristics of two MoS2 FETs with 
different types of electrodes: simple Ni and Ni-treated-BLG electrodes. Both 
FETs were fabricated on the same MoS2 flake (16 nm thick) with the same 
device dimensions. As can be seen in Figure 5.3.1, the MoS2 devices show about 
10 times improvement in terms of on-current at VDS = 2 V and VG = 50 V with 
the insertion of treated-graphene as a contact interlayer at the metal-MoS2 
contacts. This result is consistent across all of our FETs regardless of the 
channel length. On the other hand, in Figure 5.3.2, we can see that both MoS2 
FETs exhibit n-type behaviour with similar Vth indicating that the treated-
graphene contact interlayer at the metal-MoS2 contacts does not induce doping 
on MoS2. Remarkably, the typical MoS2 FET with Ni-treated-BLG-MoS2 
contacts exhibit larger ION/IOFF (10
5) and better SS (3.7 V/decade at VDS = 0.2 
V) compared to that of Ni-MoS2 contacts (10
4 and 6.7 V/decade at VDS = 0.2 V) 
as shown in the inset of Figure 5.3.2. We then extracted the extrinsic mobility 
of these pairs of MoS2 FETs using equation (4.1) that has been described in 
Chapter 4. The extracted electron mobility for the typical device with Ni-
treated-BLG-MoS2 contacts is 80 cm
2/V-s, while for the device with Ni-MoS2 
contacts is 27 cm2/V-s. This three-fold enhancement in extrinsic mobility can 
be attributed to the reduced RC. We further note that both the RC and mobility 
values reported here can be improved by eliminating of residual PMMA left 




Figure 5.3.1 ID-VD characteristics of both MoS2 devices with and without the 
treated graphene as a sandwich layer. The MoS2 flake is of 16 nm thick. 
 
Figure 5.3.2 ID-VG characteristics of both MoS2 devices with and without the 
treated graphene as a sandwich layer. Inset: ID-VG characteristics of the same 
MoS2 devices in logarithmic scale. 
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5.4 Mechanism of Contact Enhancement by Treated-Graphene 
Interlayer 
We now elucidate, using DFT calculations, the mechanism that leads to 
significant contact enhancement going from the Ni-MoS2 contacts to Ni-treated-
BLG-MoS2 contacts. 
Methods. The first-principles calculations are conducted using a plane wave 
basis set at the level of density functional theory (DFT), as implemented in the 
Vienna Ab-initio Simulation Package (VASP) code,149 by Dr. Luo Xin. The 
local spin density approximation (LSDA)150 is used for the exchange-
correlation functional and projector-augmented wave (PAW)151 potentials are 
adopted throughout the calculations. To construct a commensurate graphene-
MoS2 interfaces, we rotated a 6 × 6 graphene supercell by 30
o to accommodate 
the 4 × 4 MoS2 supercell. Note that only monolayer MoS2 is modeled here. The 
constructed structures have about 1% compressive strain in graphene and such 
supercells have been observed through a high resolution STM studies 
previously.152 As discussed in Chapter 4, both the Ni (111) surface and graphene 
have similar lattice constant (< 1% difference), and hence, the Ni electrode is 
modeled by a Ni (111) slab that consists of four atomic layers. For the wave 
function basis set, a plane wave kinetic energy cut-off of 450 eV is used. A 
Gamma centered 3 × 3 × 1 k-point grid is sampled in the Brillouin zone (BZ). 
Increasing the cut-off energy and k-point grid does not induce significant 
differences in this study (see Table 5.4.1). In the self-consistent-field 
calculations, dipole corrections are applied to avoid the interactions between 
moments of different supercells. In order to ensure the materials’ electron 
density diminishes to zero in vacuum, the slabs are separated by a vacuum space 
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of at least 12 Å. Furthermore, all interface structures and internal coordinates 
are fully relaxed with fixed lattice constants such that the maximum component 
of the Hellmann−Feynman force acting on each ion is not more than 0.02 eV/Å. 
In calculations of work function, the unit cells of Ni, Ni-SLG and Ni-BLG are 
used together with a 44 × 44 × 1 BZ k-point sampling, which is much denser. 
The threshold of energy convergence is fixed at 10−6 eV. We note that the 
computed work functions in this work agree well with experimental values 
reported in prior works. The calculated work function of our Ni and Ni-SLG 
electrodes are respectively 5.52 eV and 3.64 eV, corroborate with previous DFT 
calculations133 and experimental results (5.35 eV for Ni and 3.9 eV for Ni-
SLG).153, 154 
Besides that, nonequilibrium Green’s function density functional theory 
(NEGF-DFT) calculations that employ a numerical localized basis sets and the 
nonequilibrium Green’s function (NEGF) formalism were performed by Dr. 
Khoo Khoong Hong, using the ATOMISTIX TOOLKIT (ATK) package. Self-
consistent-field calculations are conducted using a double-ξ polarized basis set 
and a density mesh cutoff energy of 300 Ry. Exchange correlation is treated 
using the LSDA150 and all atoms are relaxed such that the force per atom is not 
more than 0.05 eV/Å. The k-point samplings of 15 × 1 and 15 × 4 are used for 
both side- and edge-contacted Ni-BLG interfaces, along the in-plane directions. 
Denser k-point grids (500 × 1 and 500 × 50) are used to calculate the 
transmission spectra for both types of Ni-BLG contact structures. Finally, from 
the calculated transmission spectra T(E), we extract the RC for both side- and 

































with the temperature set to 300K. 
 
Table 5.4.1 The calculated SBH for different contact structures with different 
k-point sampling of the BZ. A smaller supercell is used to obtain the zigzag-
edge-contacted Ni-graphene interfaces. Both set of values are very close, 
indicating the calculation is converged. 
Convergence parameters 





Ni-MoS2 0.804 eV 0.806 eV 
Ni-SLG-MoS2 0.299 eV 0.290 eV 
Ni-BLG-MoS2 0.343 eV 0.332 eV 
Ni-treated-SLG-MoS2 0.375 eV 0.370 eV 
Ni-treated-BLG-MoS2 0.265 eV 0.265 eV 
 
Comparative SBH analysis. Since the largest enhancement in RC occurs 
when Ni-MoS2 contacts are replaced by Ni-SLG-MoS2 and Ni-BLG-MoS2 
contacts (Figure 5.2.1), we first focus on the impact of inserting a graphene as 
contact interlayer (both SLG and BLG) at the Ni-MoS2 interface. The SBH is a 
key factor that determines RC in semiconductor MOSFETs, and especially in 
the MoS2 FETs considered here.
155 Consequently, we perform a comparative 
SBH analysis on three different contact structures: Ni-MoS2, Ni-SLG-MoS2, 





Figure 5.4.1 Band structures of three different contact structures: (a) Ni-MoS2, 
(b) Ni-SLG-MoS2, and (c) Ni-BLG-MoS2. Only minority bands are shown here. 
The blue, pink and orange dots represent the projected bands of MoS2, top 
graphene layer that adheres to Ni, and bottom graphene layer adjacent to MoS2, 
respectively, with the projection weight indicated by dot size. The black solid 
curves and red dashed curves show the positions of the Fermi level and CBM 
of MoS2 respectively. (d-f) Atomic side views of the three different contact 
structures and the corresponding plane averaged charge differences ∆n along 
the z direction are shown below. 
Figure 5.4.1 shows the calculated minority-spin bands and side views of the 
optimized atomic structures, while Figure 5.4.2 shows the majority spin bands 
and top view of the atomic structures, for the three different contact structures. 
The binding energy between Ni and MoS2 atoms is large and the equilibrium 
Ni-MoS2 interface distance is only 1.92 Å, smaller than that of chemisorbed Ni-
graphene interface (2.08 Å). Such strong binding affects the electronic band 
structure. As can be seen in Figure 5.4.1(a), the projected MoS2 band structure 
(represented by blue dots) for the Ni-MoS2 contact is strongly perturbed and 
bears little resemblance to that of pristine MoS2 (Figure 5.4.2). For the Ni-SLG-
MoS2 contact (Figure 5.4.1(b)), graphene pz-states (represented by pink dots) 
hybridize strongly with the Ni d-states, and functions as a buffer layer splitting 
(a)                                              (b)           (c)                                              
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the MoS2 from Ni atoms. Different from what we observe in the case of Ni-
MoS2 contact (Figure 5.4.1(a)), the projected MoS2 band structure for the Ni-
SLG-MoS2 contact (Figure 5.4.1(b)) is unperturbed and very similar that of 
pristine MoS2 (Figure 5.4.2). Finally, for the Ni-BLG-MoS2 contact (Figure 
5.4.1(c)), the Ni states are adequately quarantined from MoS2 as well as its 
adjoining graphene layer (bottom layer of the BLG). Similar to the case of Ni-
SLG-MoS2 contact, the projected MoS2 band structure for the Ni-BLG-MoS2 
contact is unperturbed, and as can be seen in Figure 5.4.1(c), the projected band 
structure for the bottom carbon layer of the BLG (represented by orange dots) 
exhibits clear graphene Dirac characteristics, with shifted Dirac points (from K-
point to Γ-point) as a result of BZ folding. 
 
Figure 5.4.2 (a) Band structure of isolated single layer MoS2 in 4×4×1 supercell. 
Majority spin band structures for single-layer MoS2 interfacing with (b) Ni, (c) 
Ni-SLG and (d) Ni-BLG, respectively. The top views of their structures are 
shown at the bottom. The blue, pink and orange dot, respectively, represent the 
projected band of MoS2, graphene layer close to Ni and MoS2 side, and the 
projection weight is indicated by the dot size. 
In Figure 5.4.1, we observe that the Fermi level, EF for all three types of 
contacts sits closer to the conduction band minimum (CBM) of MoS2 compared 
to the valence band maximum (VBM). Hence, we extract the SBH by 
calculating the energy difference between the electrode’s work function and the 
 
























CBM of MoS2 as illustrated by Figure 5.4.3(b). This SBH extraction method is 
well supported by prior works.155-157 If the CBM of MoS2 remains unchanged, 
the SBH at electrode-MoS2 interfaces increases with the work function of 
contacting electrodes; in other words, the work function of ideal electrode for 
MoS2 should be close as possible to (or if not, smaller than) the electron affinity 
(EA) of MoS2, such that the electrode’s EF does not sit too far into the band gap 
of MoS2. In Figure 5.4.3a, the SBH extracted from our calculations is plotted 
against the calculated work function values for different electrodes (i.e., Ni, Ni-
SLG and Ni-BLG). As can be seen, the extracted SBH decreases with the work 
function of electrodes. The calculated work functions for the Ni-graphene 
electrodes (3.64 eV for Ni-SLG and 4.08 eV for Ni-BLG) are smaller than the 
EA of MoS2 (4.33 eV), while the work function of Ni is much higher (5.52 eV). 
Since the Ni work function is much larger than the EA of MoS2, even with 
partial Fermi level pinning from Ni-induced metal gap states,156 the resulting 
SBH is still quite large. In particular, the SBH at Ni-MoS2 contact is 0.80 eV, 
and the insertion of either SLG or BLG as a contact interlayer dramatically 
reduces the SBH to 0.30 eV and 0.33 eV, respectively. In short, the results 
suggest that the significant reduction of the SBH is closely associated with the 
reduction of the work function of the Ni-graphene electrodes (both Ni-SLG and 




Figure 5.4.3 (a) Plot of calculated SBH as a function of the electrode work 
function. The EA of MoS2 is represented by the red dash line. (b) Schematic 
illustration of the potential shift at the interface of the Ni-BLG-MoS2 system. 
Instead, owing to the weak van der Waals interactions between graphene and 
MoS2, the Ni-graphene electrodes interact with MoS2 essentially by charge 
transfer, which determines the effective SBH. In particular, electrons transfer 
from electrodes to MoS2 resulting in an interface dipole, which raises the 
relative potential at MoS2. This gives rise to a smaller SBH as illustrated in 
Figure 5.4.3(b). We then compare the magnitude of the dipole at the electrode-
MoS2 interface and found that the dipole moment in the Ni-SLG-MoS2 contacts 
is stronger than that of Ni-BLG-MoS2 contacts, resulting in a larger upward shift 
of the MoS2 bands. This observation explains why comparable SBH was 
extracted for both Ni-SLG-MoS2 and Ni-BLG-MoS2 contacts, although the 
work function of Ni-SLG electrode is about 0.4 eV lower than that of Ni-BLG 
electrode. In addition, we extracted the plane-averaged charge difference ∆n for 
all the three types of contacts as shown in Figure 5.4.1(d-f). The ∆n is extracted 
by subtracting the plane-averaged charge density of the composite slab from 
that of individual components of the slab using the same supercell, i.e. ∆𝑛 =
𝑛𝑁𝑖−𝑔𝑟𝑎𝑝ℎ𝑒𝑛𝑒−𝑀𝑜𝑆2(𝑧) − 𝑛𝑁𝑖(𝑧) − 𝑛𝑔𝑟𝑎𝑝ℎ𝑒𝑛𝑒(𝑧) − 𝑛𝑀𝑜𝑆2(𝑧). As can be seen, 
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the ∆n is rather significant even in the MoS2 atomic layer for the case of Ni-
MoS2 contacts, while it tails off to almost zero approaching the MoS2 atomic 
layer for the both Ni-SLG-MoS2 and Ni-BLG-MoS2 contacts. These results 
further confirm that the interaction at Ni-MoS2 contacts is stronger compared to 
that of Ni-graphene electrodes. Notably, fluctuating ∆n is observed at the Ni-
graphene contacts, which can be understood by the strong hybridization that 
occurs between Ni and graphene. This observation explains why the work 
function of Ni-graphene electrodes is much smaller than that of the Ni 
electrodes.86  
As discussed earlier in Section 2.4.2, the MoS2 crystal, in reality, is always 
imperfect. Importantly, defects in MoS2 create states (i.e., defect bands) within 
the band gap that mediate conduction in the subthreshold regime. Therefore, the 
SBH is more accurately defined by the energy difference between the 
electrode’s work function and the defect levels in MoS2 (which are close to the 
CBM too),25, 158 instead of the CBM of MoS2. Hence, the theoretically 
calculated SBH is foreseen to be larger than the experimentally extracted 
SBH.155, 156 Nevertheless, the theoretically-predicted trends have been 
demonstrated to be robust155, 156 and hence we expect that the significant change 
in SBH predicted here also exists in experiment.  
Moving on to explain the further reduction in RC going from Ni-BLG-MoS2 
to Ni-treated-BLG-MoS2 contacts, we consider the impact of zigzag graphene 
edges at the Ni-graphene interface (Figure 5.4.4(a-b)). As can be seen in Table 
5.4.1, the computed SBH for Ni-treated-BLG-MoS2 contacts (0.265 eV) is 
smaller than that of Ni-BLG-MoS2 contacts (0.343 eV). In addition, by 
performing NEGF-DFT calculations,159 we find that the RC of zigzag-edge-
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contacted Ni-graphene interface (233 Ω.µm) is much smaller than that of side-
contacted Ni-graphene interface (340 Ω.µm; see Figure 5.4.5 for geometries). 
This observation arises from the stronger coupling that occurs at the edge-
contacted Ni-graphene interface compared to that of side-contacted.98  
It should be noted that although stronger coupling can reduce the RC as shown 
here, tunnelling probabilities is exponentially related to the SBH; thus, the 
reduction in SBH going from Ni-MoS2 to Ni-graphene-MoS2 contacts has a 
much greater impact on the RC than the extent of coupling between MoS2 and 
the electrodes, which we have not considered here. Apart from that, the 
calculated SBH for the Ni-treated-SLG-MoS2 contacts is slightly larger than 
those of Ni-SLG-MoS2 and Ni-BLG-MoS2 interfaces, but smaller than that of 
Ni-MoS2 interfaces (Table 5.4.1), which corroborate with our experimental 
results (Table 5.2.1). 
 
Figure 5.4.4 Relaxed atomic structures and band structure of (a) Ni-BLG-MoS2 
interfaces, (b) Ni-treated-BLG-MoS2 interfaces and (c) Ni-treated-SLG-MoS2 
interfaces in 3×3×1 supercell. The blue and pink dots represent the projected 
band of MoS2 and graphene layer, respectively, and the weight is indicated by 
the dot size. Both majority and minority spin band structures show a similar 
Schottky barrier height in Ni-BLG-MoS2 and Ni-treated-BLG-MoS2 interfaces, 
while the Schottky barrier height of Ni-treated-SLG-MoS2 is 0.11 eV higher 
than that in the Ni-treated-BLG-MoS2 as shown in Table 5.4.1. 
Ni-BLG-MoS2
Majority spin Majority spin Majority spin












Figure 5.4.5 Geometries used to model the (a) side- and (b) edge-contacted Ni-
graphene interfaces for NEGF-DFT calculations. Green, grey and white atoms 
represent Ni, C and H, respectively. 
In summary, we have demonstrated that the insertion of graphene as a contact 
interlayer into Ni-MoS2 contacts can dramatically reduce the RC. An additional 
Ni-catalysed etching treatment conducted on the BLG surface can further 
enhance the RC. Sets of TLM structures consisting of multiple transistors each 
were fabricated with various types of contact structures: Ni-MoS2, Ni-SLG-
MoS2, Ni-BLG-MoS2, and Ni-treated-BLG-MoS2 contacts on exfoliated MoS2 
of similar thickness. Electrical measurements made on all sets of FETs indicate 
that the RC of the Ni-SLG-MoS2 FETs is enhanced by 20-fold compared to the 
Ni-MoS2 FETs, and is further reduced by an additional 3-fold for the FETs with 
Ni-treated-BLG-MoS2 contacts. This significant contact enhancement gives rise 
to improved field-effect mobility in the Ni-treated-BLG-MoS2 FETs compared 
to the Ni-MoS2 FETs (80 cm
2/V-s versus 27 cm2/V-s). We have also elucidated, 
using first-principles calculations, the essential physics of the contact 
enhancement going from Ni-MoS2 contacts to Ni-treated-BLG-MoS2 contacts. 
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In particular, the significant contact enhancement arises from the lower work 
function in the Ni-graphene electrodes, which contributes to a smaller SBH in 
Ni-graphene-MoS2 contacts. The impact of Ni-mediated etching treatment of 
BLG further reduces the RC owing to the stronger coupling between Ni and the 
zigzag graphene edges. Our findings provide an insight into how the RC at 
metal-MoS2 contacts can be engineered with the use of graphene as a contact 
interlayer. Moreover, the proposed Ni-mediated etching treatment for graphene 
that further reduces the RC is compatible with semiconductor industry 
manufacturing technology. Consequently, with the technique demonstrated in 
this chapter, the use of MoS2 as a mainstream electronic material is brought one 




Chapter 6 Tuning the Threshold Voltage of MoS2 Field-
Effect Transistors via Surface Treatment 
In this chapter, we show that sulfur and hydrogen treatments are effective in 
tuning the Vth of MoS2 transistors to smaller and larger values, respectively. In 
particular, the former treatment decreases sulfur vacancies that present even in 
the intrinsic MoS2 flakes exfoliated from natural crystal and which are randomly 
distributed.65, 74 By annealing the freshly-exfoliated MoS2 flakes in a sulfur-rich 
environment, the dangling bonds of Mo are foreseen to bond readily with the 
sulfur atoms to lower the density of sulfur vacancies in MoS2. In addition, the 
latter treatment creates sulfur vacancies in the MoS2 surface through a 
gasification process: S (solid) + H2 (gas) → H2S (gas).160 This chemical reaction 
is unlikely to generate double vacancies in the MoS2 from both thermodynamic 
and kinetic points of view as predicted theoretically,161 which implies that this 
chemical reaction does not require defects (i.e., sulfur vacancies) in the MoS2 
surface as initiation sites.  
Thus far, for most of the reported MoS2 FETs fabricated on pristine 
exfoliated flakes, the Vth is normally in the negative regime, while our MoS2 
FETs fabricated on sulfur-treated flakes show very positive Vth with respectable 
performance including high ION/IOFF (> 10
5) and 2-fold mobility enhancement 
compared to that of pristine exfoliated MoS2 flakes. Moreover, we also show 
that the large positive Vth of these MoS2 FETs can simply be adjusted to a 
smaller value (in the opposite direction) without any performance degradation 
in terms of both electron mobility and ION/IOFF. The findings in this chapter not 
only sheds light on the ease in controlling the Vth of MoS2 FETs, but also offers 
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a promising methodology that is compatible with silicon CMOS fabrication 
technology for Vth tuning in the development of MoS2 devices. 
6.1 Surface Treatment for Minor Stoichiometry Modifying in MoS2 
6.1.1 Sulfur Treatment of MoS2 Flakes  
The sample (exfoliated MoS2 flakes on a p
+ Si / SiO2 substrate) was first 
loaded into a test tube containing 500 milligrams of sulfur powder at the closed 
end. The distance between the sample and sulfur powder is about 6 cm. The test 
tube was then loaded into a tube furnace with the sulfur powder positioned at 
the center of heating zone (Figure 6.1.1). Subsequently, the tube furnace was 
evacuated to a base pressure of ~2×10-4 mbar. The furnace temperature was then 
ramped up to the melting point of sulfur (445 oC) at a total pressure of 3×10-1 
mbar and held for 2 h. Throughout the annealing process, Ar gas flow (16 sccm) 
was introduced to control the diffusion rate of sulfur vapor and the sample 
temperature was measured to be ~435 °C. 
 
Figure 6.1.1 Schematic showing the experimental setup for sulfur treatment of 
MoS2 flakes. 
6.1.2 Hydrogen Treatment of MoS2 Flakes 
The sample (exfoliated MoS2 flakes on a p
+ Si / SiO2 substrate) was first 
loaded into a vacuum chamber. The chamber was then evacuated to a pressure 
of 1×10-6 mbar. Subsequently, the chamber was filled with pure hydrogen gas 
to one atmospheric pressure (1×103 mbar) forming a hydrogen-rich 
445oC
Si/SiO2 substrate with 








environment. The chamber conditions (1 atm, 25 °C) was retained for 2 h before 
unloading the sample. 
6.2 Controlling Vth in MoS2 FETs via Surface Treatment 
To demonstrate that the Vth of MoS2 transistors can be adjusted by modifying 
the amount of sulfur vacancies, we fabricated more than 50 back-gated FETs on 
two types of exfoliated MoS2 flakes: pristine (as-exfoliated) and surface-treated. 
For this study, all MoS2 flakes were first exfoliated from molybdenite crystal 
(SPI supplies®) on oxidized degenerately p-doped silicon substrates with 285 
nm thick SiO2. It should be noted that all MoS2 flakes selected for the FETs 
fabrication are of similar thickness (5 nm) and uniform width (2-3 µm) as 
confirmed by AFM. After that, one-third of the selected MoS2 flakes were 
preserved as control samples, while the remaining parts were subjected to the 
surface treatment of using either sulfur or hydrogen (see Section 6.1 for details). 
Subsequently, each sample (selected MoS2 flakes on a p
+ Si / SiO2 substrate) 
was spin-coated with a 200 nm thick layer of PMMA 950 A4 (Microchem Inc.) 
and baked at 120 °C in an oven for 15 min. Next, the source/drain contacts were 
delineated using EBL and metallized with Ti/Au (5/45 nm) followed by a 12 h 
lift-off process in acetone. For all MoS2 devices in this work, the dimensions 
were standardized, where the channel length and contact length are 1 μm and 
the channel width and contact width are about 2-3 μm, being the natural width 
of the exfoliated MoS2 flakes (Figure 6.2.1(a)). Electrical characterizations for 
all MoS2 FETs were conducted at room temperature in a high vacuum chamber 
(10-6 mbar). Here, we have adopted the ELR method to extract the Vth as 




Figure 6.2.1 (a) Schematic showing the structure of a back-gated MoS2 FET 
used throughout this work. (b) The on-off current ratio versus the extracted 
threshold voltage of all MoS2 FETs with the legend indicating different 
treatment processes. The average threshold voltage for the same group of 
transistors that were first fabricated on sulfur-treated MoS2 flakes is left-shifted 
from 18.5 ± 7.5 V to -2 ± 5 V following the hydrogen post-treatment without 
any degradation being observed in the on/off current ratio as indicated by the 
blue dotted box, in other words, the Vth of a MoS2 transistor is adjustable by 
controlling the amount of sulfur vacancies in the uncovered MoS2 channel. 
We observe significant difference in the Vth of MoS2 transistors fabricated 
on both pristine and surface-treated MoS2 flakes. Figure 6.2.1(b) shows the 
average Vth of transistors fabricated on different types of MoS2 flakes and their 
respective ION/IOFF. As can be seen in Figure 6.2.1(b), the Vth of the transistors 
fabricated on pristine MoS2 flakes falls in the negative regime (-15 ± 5 V) with 
an average ION/IOFF of 10
5. On the other hand, the Vth of transistors fabricated 
on hydrogen-treated MoS2 flakes, that are expected to contain more sulfur 
vacancies compared to that of pristine MoS2 flakes, falls in a more negative 
regime (-30.3 ± 5.7 V) but the average ION/IOFF of this group of transistors is 
about an order of magnitude smaller than that of pristine MoS2 flakes, which 
could be due to the chemical reaction between the electropositive Ti electrodes 
and the hydrogen-treated MoS2 surface that have multiple sulfur vacancies prior 
to Ti metallization.103 On the other hand, the Vth of transistors fabricated on 







































vacancies compared to that of pristine MoS2 flakes shows not only a right-shift, 
but a very positive value (18.5 ± 7.5 V). Notably, the average ION/IOFF of FETs 
fabricated on sulfur-treated MoS2 flakes is comparable to that of FETs 
fabricated on pristine MoS2 flakes (Figure 6.2.1(b)). 
Despite having a right-shift in the Vth without ION/IOFF degradation, our MoS2 
transistors fabricated on sulfur-treated MoS2 flakes exhibit a two-fold mobility 
enhancement (in the linear regime) compared to those fabricated on pristine 
MoS2 flakes. For all MoS2 transistors fabricated on both pristine and surface-
treated MoS2 flakes, we extracted and compared the field-effect mobility using 
equation (4.1) that has been described in Chapter 4. 
We note that all of our MoS2 transistors exhibit n-type behaviour (conduction 
mainly in the positive VG regime) regardless of whether the exfoliated MoS2 
flakes are pristine, sulfur-treated or hydrogen-treated. The average value of the 
extracted electron mobility for the FETs fabricated on pristine MoS2 flakes is 
37.6 ± 8.4 cm2/V-s, and 27.5 ± 7.2 cm2/V-s for FETs fabricated on hydrogen-
treated MoS2 flakes. On the other hand, the average mobility of the FETs 
fabricated on the sulfur-treated MoS2 flakes is 85.9 ± 12.6 cm
2/V-s, which is 
about twice better than that of the pristine MoS2 flakes with similar thickness (5 
nm). We attribute this two-fold mobility enhancement (in the linear regime) to 
the reduction of defects (i.e. sulfur vacancies) in the MoS2 surface as a result of 
the sulfur treatment. This agrees well with band-like transport in the linear 
regime, where defects act as scattering centers.73, 78 We further note that the Vth 
for all MoS2 FETs presented in Figure 6.2.1(b) remains the same even after two 
weeks of storage in ambient conditions (25 °C, 1 atm), regardless of whether 
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the exfoliated MoS2 flakes are pristine sulfur-treated or hydrogen-treated 
(Figure 6.2.2). 
 
Figure 6.2.2 ID-VG characteristics of three typical back-gated MoS2 FETs 
fabricated on (a) pristine, (b) sulfur-treated, and (c) hydrogen-treated MoS2 
flake, during the day when they were freshly-fabricated and after two weeks of 
storage in ambient conditions (25 °C, 1 atm) as indicated. 
We then explored the potential of further tuning the Vth of the finished MoS2 
FETs by using a hydrogen treatment which is foreseen to increase the amount 
of sulfur vacancies in the surface of MoS2 channel. For this study, ten transistors 
fabricated on sulfur-treated MoS2 flakes were chosen and subjected to a 
hydrogen treatment. Subsequently, all of the ten MoS2 FETs were again 
electrically tested in a high vacuum environment at room temperature. The 
extracted Vth and ION/IOFF for this group of MoS2 FETs are plotted in Figure 
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6.2.1(b) for clear comparison. Interestingly, as can be seen in Figure 6.2.1(b), 
the set of transistors fabricated on sulfur-treated MoS2 flakes initially exhibits a 
clear left-shifting of Vth from 18.5 ± 7.5 V to -2 ± 5 V following the hydrogen 
post-treatment, while maintaining the ION/IOFF for the MoS2 transistors as 
before. In brief, the results imply that the Vth of MoS2 transistors can be adjusted 
by controlling the amount of sulfur vacancies in the basal plane of the exposed 
MoS2 channel and the proposed hydrogen treatment at room temperature is very 
suitable as a post-processing treatment for fine tuning the Vth of MoS2 FETs.  
 
Figure 6.2.3 ID-VG characteristics of a typical back-gated MoS2 transistor that 
was first fabricated on a sulfur-treated MoS2 flake and followed by a hydrogen-
treatment in both linear (a) and logarithmic scale (b). The extracted threshold 
voltage of the as-fabricated transistor on the sulfur-treated MoS2 flake is 12 V 
and shifts to 0 V after the hydrogen-treatment with no significant changes 
observed in terms of on/off current ratio and field-effect mobility (difference ~ 
3%). For comparison purposes, ID-VG characteristics of 2 typical back-gated 
MoS2 transistors fabricated on either pristine or hydrogen-treated MoS2 flake of 
similar thickness are included. 
In Figure 6.2.3, we compare the transfer characteristics of a MoS2 FET that 
was first fabricated on a sulfur-treated MoS2 flake and electrically tested once 
followed by a hydrogen post-treatment and electrical testing, while Figure 
6.2.4(a) shows the output characteristics. The typical MoS2 FET exhibits n-type 
behaviour with Vth = 12 V when it was freshly-fabricated, and Vth = 0 V after 
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the hydrogen post-treatment. This represents a clear left-shifting of the Vth for 
the finished MoS2 transistor to a smaller value by the creation of multiple sulfur 
vacancies in the basal plane of the exposed MoS2 channel. Furthermore, the 
field-effect mobility for the MoS2 transistor extracted at maximum 
transconductance in the linear regime via equation (4.1) is 95.3 cm2/V-s as-
fabricated and remains comparable even after the hydrogen post-treatment (98.2 
cm2/V-s). This suggests that the density of sulfur vacancies generated using 
such treatment, while sufficient to tune Vth to a very small value, is still not 
enough to induce mobility degradation in the linear regime. In addition, the 
ION/IOFF (~10
5) for the MoS2 FET after the hydrogen post-treatment does not 
alter much as compared to that of the as-fabricated FET (Figure 6.2.3(b)). In 
short, the results signify that the Vth for a finished MoS2 transistor can be 
adjusted to a smaller value by increasing the amount of sulfur vacancies in the 
exposed MoS2 channel without any degradation in terms of mobility and 
ION/IOFF. 
 
Figure 6.2.4 (a) ID-VD characteristics of a typical back-gated MoS2 transistor 
that was first fabricated on a sulfur-treated MoS2 flake and followed by a 
hydrogen-treatment. (b) ID-VD characteristics of a typical back-gated MoS2 
transistor that was fabricated on a pristine MoS2 flake. 
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6.3 Mechanism of Vth Tuning in MoS2 FETs 
We now elucidated, using DFT calculations, the mechanism of how the Vth 
of a finished MoS2 FET can be adjusted to a smaller value by increasing the 
amount of sulfur vacancies in the MoS2 channel. Since the band gap and 
qualitative band structure features do not vary much when the number of MoS2 
layers increases from two layers162 and most of the current flows through the 
top few layers in a MoS2 FET,
155 we consider only bilayer MoS2 films in these 
calculations. 
6.3.1 Density Functional Theory Calculations 
First-principles calculations were performed by Dr. Luo Xin using DFT 
calculations with the local density approximation (LDA) for the exchange-
correlation functional as implemented in the plane-wave code VASP.163 The 
standard scalar relativistic PAW potentials were used throughout the 
calculations. A plane wave kinetic energy cut-off of 400 eV is employed 
(similar band structures are obtained with an increased cut-off of 500 eV) and a 
vacuum thickness of 16 Å is included between slabs. The Gamma-centered k-
point mesh of 15×15×1 is used in the perfect bilayer MoS2 and Ti-covered-MoS2 
unit cell self-consistent calculations. The k-point meshes of 3×3×1 and 5×5×1 
are used in the 5×5×1 and 3×3×1 supercell MoS2 for different S vacancy density 
simulations, respectively. Hence, the results obtained are converged relative to 
higher energy cut-offs and denser k-point meshes as shown in Table 6.3.1. All 
of the atomic coordinates and in-plane lattice constants are optimized with the 
conjugate gradient algorithm. The structures are considered as relaxed when the 
maximum component of the Hellmann−Feynman force acting on each ion is 
less than 0.01 eV/Å. For the Ti-covered-MoS2 system, four layers of Ti atoms 
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are used and the lattice constants are set to that of the optimized bilayer MoS2 
system. In the self-consistent calculation, the convergence threshold for energy 
is set to 10−5 eV. 
 
Table 6.3.1 Energy values of the Fermi level (Efermi), valence band maximum 
(EVBM), conduction band minimum (ECBM), bottom edge of defect band (Edef) 
and defect band width (ΔD) for the 3×3-1Vs and 6×6-1Vs in different 
convergence parameters. All the energies are referenced to the vacuum level 
(which is set to 0 eV). Ecut is the cutoff energy used in the calculation. Both set 
of values are almost the same, indicating the calculation is converged. 
Bilayer MoS2 
Supercell 
3×3 -1Vs  6×6 -1Vs  
Convergence 
parameters 
Ecut: 400eV,    
k-point: 
5×5×1 






Ecut: 500eV,    
k-point: 
4×4×1 
Efermi (eV) -5.341 -5.342 -5.310 -5.309 
EVBM (eV) -5.600 -5.601 -5.629 -5.629 
ECBM (eV) -4.386 -4.388 -4.454 -4.454 
Edef (eV) -5.004 -5.006 -4.906 -4.905 
D (eV) 0.272 0.272 0.011 0.011 
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6.3.2 Energy Levels Shifting in MoS2 with Sulfur Vacancy Density 
 
Figure 6.3.1 Electronic band structure of (a) Ti-covered-perfect-bilayer-MoS2 
unit cell, (b) perfect bilayer MoS2 unit cell, (c) imperfect bilayer MoS2 with one 
sulfur vacancy in 3×3×1 supercell, and (d) imperfect bilayer MoS2 with one 
sulfur vacancy in 5×5×1 supercell. The characteristic band of MoS2 is shown in 
red dots for the Ti-covered-MoS2 combined system. We assigned the CBM and 
VBM of the Ti-covered-perfect-bilayer-MoS2 shown in (a) according to the 
band shape of the isolated MoS2 shown in (b), and neglect the influence of the 
hybrid state (near Fermi level) induced by the adjacent metal. 
As discussed in Section 2.4.2, an applied gate voltage will shift all energy 
levels in the MoS2 channel relative to the Fermi level in the source/drain 
electrode, which is fixed by a constant VDS. Since Ti binds strongly to MoS2, 
with metal-induced gap states in the MoS2 band gap (Figure 6.3.1(a)), we 
consider the Ti-covered-MoS2 system as the source/drain electrode in a 
transistor configuration here; the metallic screening in the Ti-covered-MoS2 
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system suggests that a Vg will not affect the energy levels of this system. As a 
result of charge redistribution, the work function of Ti-covered-MoS2 is 5.1 eV, 
instead of 4.3 eV computed for pure Ti.112, 156, 164, 165 The Ti-covered-MoS2 
system is an appropriate model electrode for the S and S+H cases (Figure 
6.2.1(b)) because the sulfur treatment removes most of the sulfur vacancies in 
MoS2, while the room temperature hydrogen treatment is unlikely to affect the 
Ti or Ti-covered-MoS2. We first consider transistors that are in the off-state 
when the back gate voltage, Vg = 0 V. In that case, a large onset of current will 
occur when the applied Vg is sufficient to align the defect levels in the MoS2 
channel to the Fermi level in the Ti-covered-MoS2 electrode, as depicted by 
Figure 6.3.2(a-b). We indicate this energy shift (energy difference between the 
defect levels and the Fermi level) as ΔE. We compute ΔE by determining the 
Fermi level position in Ti-covered-MoS2 electrode, and comparing this to the 
bottom edge of defect bands in the MoS2 channel (Table 6.3.1). Different 
densities of sulfur vacancies (NVs) are modeled by removing S atoms in different 
sized MoS2 supercells. For instance, a defect density of 4.7×10
13 cm-2 can be 
obtained by removing one S atom in a 5×5 MoS2 supercell. The range of NVs 
(~1013 cm-2) modelled here was selected based on some earlier findings about 
sulfur vacancies on the MoS2 flakes exfoliated from natural MoS2 bulk crystal 
through TEM statistical analysis65, 73, 166 and high-resolution STM studies.74, 75 
It is worth noting that the sulfur vacancy density is not equivalent to the carrier 
density in MoS2.
73 For instance, by integrating the DFT calculated density of 
states of conduction band and density of defect states, using a Fermi-Dirac 
occupation function with a temperature of 300 K and a Fermi level within the 
defect band (corresponds to a MoS2 device operating in subthreshold regime), 
139 
 
we obtain a carrier density of ~3×1012 cm-2 for an imperfect MoS2 system with 
a defect density of 4.7×1013 cm-2.  
 
Figure 6.3.2 (a) Energy band diagram of the MoS2 transistor in the off-state (Vg 
= 0) based on DFT calculations, Evac and Efermi respectively represent the 
vacuum level and the Fermi energy in Ti-covered-MoS2 electrode. E’C-MoS2, Edef 
and E’V-MoS2 represent the conduction band minimum, bottom edge of defect 
band and valence band maximum of MoS2 channel with a density of sulfur 
vacancy (NVs) of 4.7×10
13 cm-2, respectively. The energies are referenced to the 
vacuum level, which is set to zero. (b) Energy band diagram of the MoS2 device 
in the on-state (Vg = Vth); the back gate voltage can shift the energy band of the 
MoS2 channel, while that of Ti-covered-MoS2 electrode is fixed. (c) Energy 
band diagram of MoS2 channel for different NVs: Case 1 and Case 2 represent 
the systems where the NVs are 13.1×10
13 and 4.7×1013 cm-2, respectively. The 
value of defect band width ΔD for different NVs is listed in Table 6.3.2. We note 
that for negative Vth, the device is already in the on-state at Vg = 0 (see red curve 
in Figure 6.2.3(a)). 
In Figure 6.3.2(a-b), we compare the energy band diagrams of a MoS2 
transistor when it is in both off-state and on-state. In particular, the energy band 
diagrams are obtained by extracting the DFT calculated energy levels of both 













vacancy density considered in Figure 6.3.2(a) (NVs = 4.7×10
13 cm-2), the 
transistor is in the off-state at Vg = 0 V, and the defect levels in MoS2 channel 
must be shifted down to align with the Fermi level in the source/drain 
electrodes, i.e. Vth > 0. Comparing Cases 1 and 2 in Figure 6.3.2(c), we see that 
the defect levels shift down with increasing density of sulfur vacancies NVs, 
implying that as long as the transistor is still in the off-state at Vg = 0 (i.e., the 
Fermi level in the source/drain electrodes is below the defect level), ΔE is 
smaller for larger vacancy densities, which means smaller positive Vth is 
required, in good agreement with experiment (Figure 6.2.1(b)). 
Although ΔE is predicted to be only 0.1 and 0.2 eV for Cases 1 and 2, 
respectively, the change in ΔE with vacancy density is robust. This trend is 
consistent across different vacancy densities as summarized in Table 6.3.2. 
Moreover, the values of ΔE as well as the corresponding differences are ten 
times larger than the precision in our calculations; in particular, we have also 
verified that ΔE and other relevant energy levels do not change with higher 
kinetic energy cutoffs and denser BZ samplings (Table 6.3.1 and Figure 6.3.3). 
This indicates that these values are converged in our calculations. Furthermore, 
the correspondence between experimentally applied gate voltages and 
theoretically computed ΔE values agrees well with an earlier gated scanning 
tunneling spectroscopy study, where Lu et al. found that the position of the 
Fermi energy relative to the bottom of conduction band in the MoS2 channel of 
a back-gated transistor does not vary more than 0.1 eV for Vg ranges from -15 
V to 40 V;66 in particular, the thickness of their MoS2 flake and transistor 




Table 6.3.2 Energy eigenvalues (in eV) for the Fermi level (Efermi), valence band 
maximum (EVBM), conduction band minimum (ECBM), bottom edge of defect 
band (Edef) and defect band width (ΔD) for the perfect and defect containing 
systems. 3×3-1Vs refers to one sulfur vacancy in the 3×3 bilayer MoS2 
supercell. All the energies are referenced to the vacuum level (which is set to 0 
eV). ΔE is the energy shift required to align the Edef in MoS2 channel (bare 














Density of sulfur 
vacancy (×1013 cm-2) 
29.6 13.1 7.4 4.7 3.2 0 
Efermi (eV) -5.43 -5.34 -5.33 -5.31 -5.31 -5.06 
EVBM (eV) -5.54 -5.60 -5.62 -5.62 -5.63 -5.62 
ECBM (eV) -4.36 -4.39 -4.45 -4.44 -4.45 -4.46 
Edef (eV) -5.23 -5.00 -4.95 -4.91 -4.90 - 
Center of defect band 
(eV) 
-4.84 -4.87 -4.91 -4.90 -4.90 - 
D (eV) 0.78 0.27 0.09 0.03 0.01 - 
E = Edef – (-5.1 eV) 
(eV)





Figure 6.3.3 Electronic band structure of imperfect bilayer MoS2 with one sulfur 
vacancy in 3×3×1 supercell, the red line and black line represent the convergent 
parameters used in this paper and a higher convergent parameters (500 eV 
energy cutoff for plane wave basic set and 7×7×1 Monkhorst-Pack k-point 
sampling), respectively. Both lines are almost overlapping, indicating the 
calculation is converged, and the trend of the defect band is robust with more 
converged parameters. 
Our measurements on the group of S+H transistors give a Vth of -2 ± 5 V 
(Figure 6.2.1(b)), meaning that the Vth is very small, and can sometimes be 
positive or negative depending on which transistor is being measured. The small 
positive Vth corresponds to a case where ΔE as discussed above is extremely 
small, consistent with a NVs similar to or slightly larger than 13×10
13 cm-2 (Case 
1). When Vth is small and negative, the transistor is already in the on-state when 
Vg = 0 (e.g. see the red curve in Figure 6.2.3(a) for S+H). This indicates that the 
Fermi level in the source/drain electrodes is already in the defect band, allowing 
conduction in this subthreshold regime. A positive Vg further increases the 
current in these n-type transistors, while the small magnitude of Vth indicates 
that this Fermi level is close to the defect band edge. In addition, it is worth 
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noting that for all the different vacancy densities considered in our calculations, 
the defect band is centered closer to the conduction band (Table 6.3.2), 
consistent with the n-type transfer characteristics in our experiments. The 
inconsistency observed in experiment arises from slightly different alignments 
in the Fermi level of electrodes and defect bands in different transistor samples, 
but all the results point to a regime of small Vth. Besides that, the presence of 
large negative Vth observed in the transistors fabricated on pristine MoS2 flakes 
(labelled ‘P’ in Figure 6.2.1(b)) could be attributed to extraneous effects such 
as trapped donors at the MoS2/SiO2 interface.
66 
The mechanism that we discuss here on how the Vth of a MoS2 transistor 
varies with vacancy density agrees well with a recent study that varies the 
vacancy density in monolayer MoS2 by modifying the CVD growth process.
167 
In this chapter, we show that the vacancy density in mechanically exfoliated 
MoS2 can also be easily controlled to tune the Vth using CMOS-compatible 
processes. Importantly, the room temperature hydrogen treatment proposed here 
can be used to fine-tune the Vth of any finished MoS2 transistor (including those 
made with CVD-grown MoS2 films), without degradation in performance.  
6.4 PL Studies on Surface-Treated MoS2 
As mentioned earlier in Section 2.3, the photoluminescence (PL) intensity of 
a MoS2 flake with uniform thickness is expected to be significantly higher 
wherever there are sulfur vacancies in the MoS2 owing to the suppression of 
non-radiative recombination of excitons at the sulfur vacancies.72 Through a 
series of PL analyses, we have confirmed that the sulfur and hydrogen 
treatments decrease and increase the amount of sulfur vacancies in the MoS2 
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surface, respectively. For this study, all PL measurements were conducted using 
a WITec alpha 300R confocal Raman system with a 532 nm laser excitation 
source and a laser spot size of ~320 nm was used. For PL mappings, the sample 
was placed on a piezostage and scanned with a step size of 100 nm, unless 
otherwise specified. 
 
Figure 6.4.1 Verification of reduction and creation of sulfur vacancies in the 
basal plane of MoS2 by sulfur and hydrogen treatments, respectively, through 
PL analysis. (a) Optical image of a uniform few-layer MoS2 flake exfoliated on 
a p+ Si / SiO2 substrate. Scale bar: 9 µm. (b-d) PL intensity maps of the typical 
MoS2 flake within the marked region in (a) when it was as-exfoliated (P), sulfur-
treated (S), and following the hydrogen treatment (S + H). All PL maps share 
the same color intensity bar. Scale bars: 2 µm. (e) PL spectra of the MoS2 flake 
taken at different stages as indicated. 
Figure 6.4.1(a) shows the optical image of a piece of freshly-exfoliated 
(pristine) MoS2 flake and the respective PL intensity map of the marked region 
is shown in Figure 6.4.1(b). Sulfur treatment was then performed on the sample 
and Figure 6.4.1(c) shows the corresponding PL intensity map. Subsequently, 
the sample was subjected to hydrogen treatment and Figure 6.4.1(d) shows its 
corresponding PL intensity map. Note that all the PL intensity maps in Figure 
6.4.1(b-d) share the same color intensity bar and as such, the intensity level 
measured is a representative indicator of the defect density throughout the MoS2 



































surface after undergoing different processes. As can be seen, the PL intensity of 
the MoS2 flake is more uniform after the sulfur treatment compared to when it 
was as-exfoliated. As shown in Figure 6.4.1(c), the PL intensity is almost 
uniform throughout the MoS2 flake, although it was not uniform even when it 
was as-exfoliated (Figure 6.4.1(b)) and the positions with higher PL intensity 
are believed to be where the sulfur vacancies exist in the as-exfoliated MoS2 
flake. These observations confirm that the sulfur treatment is able to decrease 
the amount of sulfur vacancies that exist in the as-exfoliated MoS2 flake. In 
contrast, the PL intensity throughout the MoS2 flake is observed to be non-
uniform after the hydrogen treatment, thus indicating the creation of a large 
number of non-uniformly-distributed sulfur vacancies in the MoS2 surface. This 
is consistent with our hypothesis that the hydrogen treatment is able to create a 
substantial amount of sulfur vacancies in the basal plane of MoS2. Figure 
6.4.1(e) shows the PL spectrum of a typical MoS2 flake which has two peaks 
and one of them positioned at 1.83 eV coincides with the monolayer emission 
peak. For the MoS2 flake, the PL peaks became much weaker after the sulfur 
treatment, but the intensity increases after undergoing the hydrogen treatment 
(Figure 6.4.1(e)). Similar results were observed for MoS2 flakes with different 
number of layers as shown in Figure 6.4.2. In addition, we also compare the PL 
intensity map of a piece of exfoliated MoS2 flake before and after the hydrogen 
treatment (Figure 6.4.3). Remarkably, the changes in PL intensity for the MoS2 
flake after each treatment can be explained by the changes in the amount of 
sulfur vacancies in the MoS2 surface and the overall PL analysis results 
corroborate our hypothesis that the sulfur / hydrogen treatment repairs / creates 
sulfur vacancies in the MoS2 surface. Moreover, the hypothesis is supported by 
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a XPS study which demonstrates minor stoichiometry changes in the surface of 
MoS2, which will be discussed in the next section. 
  
Figure 6.4.2 (a) Raman spectra of pristine MoS2 flakes taken at different 
positions as indicated. Inset: Optical image of the MoS2 flakes exfoliated on a 
p+ Si / SiO2 substrate. Scale bar: 10 µm. In particular, positions 2 and 3 represent 
few-layer MoS2 while position 1 represents a monolayer MoS2. We note that 
the Raman spectra of these MoS2 flakes are the same in terms of both relative 
intensity and peaks’ position when they were was pristine (P), sulfur-treated (S), 
and followed by the hydrogen treatment (S + H). (b-d) PL spectra of the MoS2 
flakes taken at different positions and stages (P, S, S+H) as indicated. 































































































































Figure 6.4.3 (a) Optical image of a MoS2 flake exfoliated on a p
+ Si / SiO2 
substrate. (b) PL spectra of the MoS2 flake taken at different positions as 
indicated in c and d. (c) The PL intensity map of the MoS2 flake when it was 
as-exfoliated. (d) The PL intensity maps of the MoS2 flake after it underwent 
the hydrogen treatment. All PL maps share the same color intensity bar. 
6.5 Material Composition Study on the Surface-Treated MoS2 
Sample 
We have investigated stoichiometry changes of the MoS2 prior to and 
following the proposed treatments through an XPS study. A piece of bulk MoS2 
flake was first cleaved from molybdenite crystal (SPI supplies®) and its XPS 
spectrum is shown in Figure 6.5.1(labelled as ‘P’). All XPS spectra in this study 
were obtained by exciting the MoS2 sample with an Mg Kα source (XR 50, 
SPECS GmbH), and detected with a PHOIBOS 150 Hemispherical Energy 
Analyzer equipped with a Delay Line Detector (SPECS GmbH) at a pass energy 
of 30 eV. Subsequently, the MoS2 sample was subjected to the sulfur treatment 






























and its XPS spectrum is plotted in Figure 6.5.1 too (labelled as ‘S’). The same 
MoS2 sample was then exposed to the hydrogen treatment and its XPS spectrum 
is also included in Figure 6.5.1 (labelled as ‘S+H’) for comparison purposes. As 
can be seen in Figure 6.5.1, the Mo 3d and S 2p XPS spectra of the MoS2 sample 
show slight changes after the sulfur treatment followed by the hydrogen 
treatment. Table 6.5.1 summarizes the stoichiometry (atomic ratio of Mo:S) of 
the same MoS2 sample when it was pristine (P), sulfur-treated (S), and following 
the hydrogen treatment (S + H), which were identified through the components’ 
peak fitting (an example is shown in Figure 6.5.2). As expected, for the same 
MoS2 sample, the stoichiometry increased from 1.89 to 1.96 after the sulfur 
treatment, which indicates a reduction of sulfur vacancies in the MoS2 surface, 
and moreover, stoichiometry of the same MoS2 sample reduced to 1.90 after the 
hydrogen treatment, which signifies an increase in sulfur vacancies in the MoS2 
surface. Overall, the results corroborate our hypothesis that the proposed sulfur 
/ hydrogen treatment reduces / increases the amount of sulfur vacancies in the 
MoS2 surface. 
 
Figure 6.5.1 XPS spectra of the same MoS2 sample when it was pristine (P), 
sulfur-treated (S), and followed by the hydrogen treatment (S + H). (a) Mo 3d 
and (b) S 2p XPS spectra of the MoS2 sample. 
 












































Table 6.5.1 Atomic ratio of Mo:S of the same MoS2 sample when it was pristine 
(P), sulfur-treated (S), and following the hydrogen treatment (S + H). 
Sample Atomic ratio of Mo:S 
P 1 : 1.89 
S 1 : 1.96 
S + H 1 : 1.90 
 
 
Figure 6.5.2 (a) Mo 3d and (b) S 2p XPS spectra of the ‘S + H’ MoS2 sample 
with curve fits to spectral components attributed to molybdenum (Mo 3d3/2, Mo 
3d5/2) and sulfur (S 2s, S 2p1/2 and S 2p3/2) after Shirley background subtraction. 
6.6 Annealing Effect on MoS2 without Sulfur Vapor 
As discussed earlier, our sulfur treatment involves annealing the MoS2 
sample at ~435 °C for 2 h which is foreseen to repair the sulfur vacancies in the 
MoS2 through bonding of sulfur atoms to the dangling Mo bonds. It is worth 
noting that the annealing process must be carried out in a sulfur-rich 
environment, and failure to do so would result in the introduction of more rather 
than fewer sulfur vacancies. In Figure 6.6.1, we show the impact of annealing 
the MoS2 sample without sulfur vapor. A sample (exfoliated MoS2 flakes on a 
Si / SiO2 substrate) was first sulfur-treated and Figure 6.6.1(a) shows its optical 

























































image and PL intensity map over the energy range of 1.7 to 2.0 eV. The sample 
was then annealed using the same experimental setup and conditions as the 
sulfur treatment except that no sulfur powder was loaded and no Ar gas was 
introduced, which means that the sample in this case was annealed at ~435 °C 
for 2 h in vacuum (2×10-4 mbar).  
As can be seen in Figure 6.6.1(a), the sulfur-treated few-layer MoS2 flake 
exhibits uniform PL intensity while weak PL signal as shown in Figure 6.6.1(c) 
(Position 1) similar to the case in Figure 6.4.1. On the other hand, the same few-
layer MoS2 flake exhibits very non-uniform PL intensity (Figure 6.6.1(b)) and 
much stronger PL signal (Positions 2 and 3 in Figure 6.6.1(c)) after being 
vacuum-annealed in the absence of sulfur vapor, which implies that many sulfur 
vacancies have been generated by the vacuum annealing process. This 
observation agrees well with the findings of Nan et al. that a 1 h vacuum anneal 
at 350 °C is sufficient to generate a large number of sulfur vacancies in MoS2 
and results in a six-fold enhancement of PL intensity.72 On the other hand, our 
proposed hydrogen treatment is capable of creating multiple sulfur vacancies in 
the MoS2 surface although not as many as the vacuum annealing process as 
evidenced by the PL and XPS studies. It is worth noting that the hydrogen 
treatment is neither a high-temperature nor a high-pressure process but simply 






Figure 6.6.1 Impact of annealing the MoS2 sample without sulfur vapor. (a) 
Optical image of a sulfur-treated MoS2 flake and its corresponding PL intensity 
map. (b) Optical image of the same MoS2 flake and its corresponding PL 
intensity map after being vacuum-annealed in the absence of sulfur vapor. (c) 
PL spectra of the MoS2 flake taken at different positions as indicated. 
 











































In summary, we have introduced two facile approaches, namely sulfur 
treatment and hydrogen treatment, which allow one to fine-tune the Vth of MoS2 
FETs while being Si-CMOS process compatible at the same time. Using a sulfur 
treatment process to decrease the amount of sulfur vacancies on as-exfoliated 
MoS2, we show that the Vth of fabricated FETs can be tuned to large positive 
values. In contrast, the Vth of fabricated FETs can be tuned to smaller values by 
using our hydrogen treatment, which can generates multiple sulfur vacancies in 
the exposed MoS2 channel. In addition, we show that not only could Vth be tuned 
in both directions, the treatment is also able to marginally improve the intrinsic 
electrical properties of the MoS2, with the treated FET exhibiting respectable 
electrical performance - high ION/IOFF (> 10
5) and two-fold enhancement in 
electron mobility; the performance does not degrade even after multiple 
treatments. Hence as such, this work provides a means to adjust the critical 
threshold voltage parameter needed in the development of MoS2 as a channel 




Chapter 7 Conclusion and Future Work 
7.1 Conclusions 
This thesis provides in-depth understanding on three topics related to the use 
of graphene and MoS2 in transistors: (1) role of contact annealing in graphene 
devices, (2) role of a graphene as a contact interlayer between metal and MoS2, 
and (3) how the defect level (i.e., sulfur vacancy density) in the basal plane of 
MoS2 affects its electrical performance. 
First, we examined the issue of contact resistance to graphene and elucidated 
the role of contact annealing in graphene devices. Annealing is a post-
processing treatment often used to improve metal-graphene contacts in which it 
has been commonly assumed that resist residues sandwiched at the metal-
graphene contacts are removed during annealing. A systematic study was 
carried out to understand mechanisms that lead to the contact enhancement 
brought about by annealing. Using a novel soft shadow-mask technique, we 
fabricated residue-free metal-graphene contacts with the same dimensions as 
lithographically defined metal-graphene contacts on the same graphene flake. 
This enabled a fair comparative study of the effects of resist residue, and the 
effect of annealing thereof. Comparable contact enhancements were observed 
as a result of annealing regardless of the presence or absence of resist residues 
ruling out the claim that removal of contamination is the sole contributing 
factor. It is found instead that carbon dissolves from graphene into the metal at 
chemisorbed Ni- and Co-graphene interfaces, and leads to many end-contacts 
being formed between the metal and the dangling carbon bonds in the graphene, 
which contributes to much smaller contact resistance. 
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With the understanding established on the role of contact annealing, we 
proceeded to develop an approach to achieve ultra-low resistance metal contacts 
to graphene transistors. Through a process of metal-catalysed etching in 
hydrogen, multiple nano-sized pits with zigzag edges are created in the 
graphene portions under source/drain metal contacts while the graphene channel 
remains intact. The porous graphene source/drain portions with pure zigzag-
termination form strong chemical bonds with the deposited Ni metallization 
without the need for further annealing. This facile contact treatment prior to 
electrode metallization results in contact resistance as low as 100 Ω.µm in 
single-layer graphene FETs, and 11 Ω.µm in bilayer graphene FETs. Besides 
contact enhancement, the contact-treated graphene transistors exhibit 1.5-fold 
mobility improvement compared to the untreated graphene transistors.  
Second, we studied the issue of poor metal contacts to MoS2, which arises 
from the metal-induced gap states, and elucidated the role of a graphene as a 
contact interlayer between metal and MoS2. Through a dry transfer technique 
and a metal-catalysed graphene treatment process, Ni-etched-graphene 
electrodes were fabricated on MoS2 that yield contact resistance as low as 200 
Ω.µm, which is about two orders of magnitude smaller than that of pure Ni 
electrodes. First-principles calculations indicate that the significant contact 
enhancement arises from the much smaller work function of Ni-graphene 
electrodes, together with the fact that presence of zigzag edges in the treated 
graphene enhance tunneling between Ni and graphene. In short, the use of 
bilayer graphene as an electrode interlayer allows the formation of low-




In the final part of this thesis, we investigated approaches to achieve Vth 
control in MoS2 transistors, which is essential for circuit integration. A facile 
approach to achieve bidirectional threshold voltage tuning of MoS2 FETs is 
presented. By increasing and decreasing the amount of sulfur vacancies in the 
MoS2 surface, the Vth of MoS2 transistors can be tuned to smaller and larger 
values, respectively. Transistors fabricated on perfect MoS2 flakes are found to 
exhibit two-fold mobility enhancement and a very positive Vth. More 
importantly, our elegant hydrogen treatment is able to tune the large Vth to a 
small value (~ 0 V) without any performance degradation simply by reducing 
the atomic ratio of S:Mo slightly; in other words, creating a certain amount of 
sulfur vacancies in the MoS2 surface, which generate defect states in the band 
gap of MoS2 that mediate conduction of a MoS2 transistor in the subthreshold 
regime. First-principles calculations further indicate that the defect band’s edge 
and width can be tuned according to the vacancy density. In short, this work not 
only demonstrates for the first time the ease in tuning the Vth of MoS2 transistors, 
but also offers a process technology solution that is critical for further 
development of MoS2 as a mainstream electronic material.  
It is worth noting that all process technologies developed in this thesis are 
kept simple and compatible with the existing CMOS fabrication processes. 
Researchers can make use of these knowledge to establish means to address the 
challenge of both reducing contact resistance and controlling Vth to the required 
target for 2D materials to be considered as competitive replacement for silicon 
at future device technology node. 
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7.2 Future Work 
In this thesis, we have demonstrated promising technology solutions to 
address several issues related to the use of graphene and MoS2 in transistors, 
which are important for the realization of high performance integrated circuits. 
Nevertheless, there is still room for improvement for each process technology 
that we developed. Specifically, we have presented a novel contact strategy to 
achieve low resistance contacts to graphene in Chapter 4, using exfoliated 
materials for proof-of-concept purposes. Fine-tuning of the process parameters 
will be required for large-area graphene samples that can be either defective or 
polycrystalline, in contrast to the nearly-perfect and single-crystalline materials 
we used. In addition, more efforts are required to revise the contact treatment 
such that the length of zigzag graphene edges under Ni contact is fully 
controllable, which would then increase the consistency of the contact 
resistance in graphene devices. 
We have demonstrated that the use of Ni-etched-graphene electrodes for 
MoS2 transistors can address the issue of metal-induced gap states at the metal-
MoS2 contacts.  In particular, the process technology presented in Chapter 5 is 
based on layering graphene on top of MoS2. It would be better if one can 
selectively synthesize graphene on top of MoS2 at the designated source/drain 
contact regions in MoS2 transistors. This eliminates the polymer-assisted 
transfer process to minimize contamination on both graphene and MoS2. 
In the final part of the thesis, we have developed process technologies for the 
Vth control in back-gated MoS2 transistors, which is achieved by controlling the 
sulfur vacancy density in MoS2. Hence, it would be desirable if one could 
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develop a characterization technique that is both straightforward and non-
destructive to quantitatively extract the sulfur vacancy density in MoS2. On the 
other hand, more involved studies are required to understand how the sulfur 
vacancy density in MoS2 affects its interface quality with top-gate dielectric for 
future circuit integrations. For instance, capacitance-voltage measurements 
could be a good method to study the trap charges at the MoS2-dielectric interface 
as a function of sulfur vacancy density in MoS2. 
Overall, with the continual improvement in 2D material synthesis and 
fabrication technology, we believe the use of 2D materials in transistor 
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